56F8366 datasheet(24/184 Pages) FREESCALE

24 / 184 page

56F8366 Technical Data, Rev. 6

Freescale Semiconductor

Preliminary

Output

In reset,

output is

disabled,

pull-up is

enabled

Read Enable — RD is asserted during external memory read

cycles. When RD is asserted low, pins D0 - D15 become inputs

and an external device is enabled onto the data bus. When RD is

deasserted high, the external data is latched inside the device.

When RD is asserted, it qualifies the A0 - A16, PS, DS, and CSn

pins. RD can be connected directly to the OE pin of a static RAM or

ROM.

Depending upon the state of the DRV bit in the EMI bus control

Most designs will want to change the DRV state to DRV = 1 instead of

using the default setting.

To deactivate the internal pull-up resistor, set the CTRL bit in the

SIM_PUDR register.

Output

In reset,

output is

disabled,

pull-up is

enabled

Write Enable — WR is asserted during external memory write

cycles. When WR is asserted low, pins D0 - D15 become outputs

and the device puts data on the bus. When WR is deasserted high,

the external data is latched inside the external device. When WR is

asserted, it qualifies the A0 - A16, PS, DS, and CSn pins. WR can

be connected directly to the WE pin of a static RAM.

Depending upon the state of the DRV bit in the EMI bus control

Most designs will want to change the DRV state to DRV = 1 instead of

using the default setting.

To deactivate the internal pull-up resistor, set the CTRL bit in the

SIM_PUDR register.

(CS0)

(GPIOD8)

Output

Input/

Output

In reset,

output is

disabled,

pull-up is

enabled

Program Memory Select — This signal is actually CS0 in the

EMI, which is programmed at reset for compatibility with the

56F80x PS signal. PS is asserted low for external program

memory access.

Depending upon the state of the DRV bit in the EMI bus control

CS0 resets to provide the PS function as defined on the 56F80x

devices.

Port D GPIO — This GPIO pin can be individually programmed as

an input or output pin.

To deactivate the Internal pull-up resistor, clear bit 8 in the

GPIOD_PUR register.

Table 2-2 Signal and Package Information for the 144-Pin LQFP

Signal Name

Pin No.

Type

State

During

Reset

Signal Description

56F8366 데이터시트(PDF) 24 Page - Freescale Semiconductor, Inc

56F8366 데이터시트(HTML) 24 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL