전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

XRT86VL32IB 데이터시트(PDF) 13 Page - Exar Corporation

부품명 XRT86VL32IB
상세설명  DUAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  EXAR [Exar Corporation]
홈페이지  http://www.exar.com
Logo EXAR - Exar Corporation

XRT86VL32IB 데이터시트(HTML) 13 Page - Exar Corporation

Back Button XRT86VL32IB Datasheet HTML 9Page - Exar Corporation XRT86VL32IB Datasheet HTML 10Page - Exar Corporation XRT86VL32IB Datasheet HTML 11Page - Exar Corporation XRT86VL32IB Datasheet HTML 12Page - Exar Corporation XRT86VL32IB Datasheet HTML 13Page - Exar Corporation XRT86VL32IB Datasheet HTML 14Page - Exar Corporation XRT86VL32IB Datasheet HTML 15Page - Exar Corporation XRT86VL32IB Datasheet HTML 16Page - Exar Corporation XRT86VL32IB Datasheet HTML 17Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 65 page
background image
XRT86VL32
10
REV. V1.2.0
DUAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION
TxMSYNC0/
TxINCLK0
TxMSYNC2/
TxINCLK2
A10
L17
I/O
12
Multiframe Sync Pulse (TxMSYNCn) / Transmit Input Clock
(TxINCLKn)
The exact function of these pins depends on the mode of opera-
tion selected, as described below.
DS1/E1 Base Rate Mode (1.544MHz/2.048MHz) - TxMSYNCn
In this mode, these pins are used to indicate the multi-frame
boundary within an outbound DS1/E1 frame.
In DS1 ESF mode, TxMSYNCn repeats every 3ms.
In DS1 SF mode, TxMSYNCn repeats every 1.5ms.
In E1 mode, TxMSYNCn repeats every 2ms.
If TxMSYNCn is configured as an input, TxMSYNCn must pulse
"High" for one period of TxSERCLK during the first bit of an out-
bound DS1/E1 multi-frame. It is imperative that the TxMSYNC
input signal be synchronized with the TxSERCLK input signal.
If TxMSYNCn is configured as an output, the transmit section of
the T1/E1 framer will output and pulse TxMSYNC "High" for one
period of TxSERCLK during the first bit of an outbound DS1/E1
frame.
DS1/E1 High-Speed Backplane Modes* - (TxINCLKn as INPUT
ONLY)
In this mode, TxINCLK0 must be used as the high-speed input
clock pin for the backplane interface to latch in high-speed or mul-
tiplexed data on the TxSERn pin. The frequency of TxINCLK0 is
presented in the table below.
NOTES:
1.
*High-speed backplane modes include (For T1/E1)
2.048MVIP, 4.096MHz, 8.192MHz, 16.384MHz HMVIP,
H.100, Bit-multiplexed
modes, and
(For
T1
only)
12.352MHz Bit-multiplexed mode.
2.
In DS1 high-speed modes, the DS-0 data is mapped into
an E1 frame by ignoring every fourth time slot (don’t
care).
3.
These 8 pins are internally pulled “Low” for each
channel.
TRANSMIT SYSTEM SIDE INTERFACE
SIGNAL NAME
BALL#TYPE
OUTPUT
DRIVE(MA)
DESCRIPTION
OPERATION MODE
FREQUENCY OF
TXINCLK0(MHZ)
2.048MVIP non-multiplexed
2.048
4.096MHz non-multiplexed
4.096
8.192MHz non-multiplexed
8.192
12.352MHz Bit-multiplexed
(DS1 ONLY)
12.352
16.384MHz Bit-multiplexed
16.384
16.384 HMVIP Byte-multiplexed
16.384
16.384 H.100 Byte-multiplexed
16.384



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com