| 전자부품 데이터시트 검색엔진 |
|
SA9024 데이터시트(PDF) 5 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SA9024 데이터시트(HTML) 5 Page - NXP Semiconductors |
|
5 / 23 page ![]() Philips Semiconductors Objective specification SA9024 900 MHz transmit modulator and 1.3 GHz fractional–N synthesizer 1997 Aug 01 5 OPERATING MODES & POWER DOWN CONTROL There are two power saving modes of operation which the SA9024 can be put into, dependent on the status of the system. The intention of these different modes is to disable circuity that is not in use at the time in order to reduce power consumption. During sleep mode, only circuitry which is required to provide a master clock to the digital portion of the system is enabled. During receive mode, circuitry which is used to perform the receive function and provide a master clock is enabled. In transmit mode all the functions of the chip are enabled which are required to perform transmit, receive and provide master clock. SA9024 POWER MODE TRUTH TABLE Sleep Mode Receive Mode Transmit Mode Enabled yes no yes no yes no Crystal Oscillator Phase detector and charge pump (transmit offset) VCO SSB Up-converter MCLK Buffer RCLK Buffer ÷M offset loop divider TXLO Buffer RXLO Buffer I/Q Modulator Variable Gain Amp. Control Logic Main Divider Reference Divider Auxiliary Divider Main Phase Detector and charge pump Auxiliary Phase Detector and charge pump Lock Detect |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |