전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SAB9077 데이터시트(PDF) 18 Page - NXP Semiconductors

부품명 SAB9077
상세설명  Picture-In-Picture PIP controller
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SAB9077 데이터시트(HTML) 18 Page - NXP Semiconductors

Back Button SAB9077 Datasheet HTML 14Page - NXP Semiconductors SAB9077 Datasheet HTML 15Page - NXP Semiconductors SAB9077 Datasheet HTML 16Page - NXP Semiconductors SAB9077 Datasheet HTML 17Page - NXP Semiconductors SAB9077 Datasheet HTML 18Page - NXP Semiconductors SAB9077 Datasheet HTML 19Page - NXP Semiconductors SAB9077 Datasheet HTML 20Page - NXP Semiconductors SAB9077 Datasheet HTML 21Page - NXP Semiconductors SAB9077 Datasheet HTML 22Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 32 page
background image
1996 Aug 07
18
Philips Semiconductors
Preliminary specification
Picture-In-Picture (PIP) controller
SAB9077H
Table 5
Colour types and brightness levels
COLOUR TYPE
BRIGHTNESS LEVEL
COLOUR
VALUE
4H
5H
6H
7H
Black
0H
0%
10%
30%
50%
Blue
1H
30%
50%
70%
100%
Red
2H
30%
50%
70%
100%
Magenta
3H
30%
50%
70%
100%
Green
4H
30%
50%
70%
100%
Cyan
5H
30%
50%
70%
100%
Yellow
6H
30%
50%
70%
100%
White
7H
60%
70%
80%
100%
Table 5 indicates how I2C-bus register settings control the
colour and brightness. All colour registers are similar, they
contain one on/off bit, two brightness bits and three colour
type bits. To determine which colour is visible in the event
two or more colours being displayed on the same position,
the next priority scheme is followed:
1. Sub-select colour (SBS)
2. Sub-border colour (SB)
3. Main-select colour (MBS)
4. Main-border colour (MB)
5. Background colour (BG).
SA 15H AND SA 16H DECODER REGISTERS
The MVFILT and SVFILT bits can set the type of vertical
filtering. The MUVPOL and SUVPOL bits invert the UV
polarity of the incoming signals. The MVSPOL and
SVSPOL bits determine the active edge of the Vsync (see
Fig.7). The MHSYNC and SHSYNC bits determine the
timing of the Hsync pulse (burstkey or Hsync timing).
The MFPOL and SFPOL bits can invert the field
identification (ID) of the incoming fields (see Fig.7).
SA 17H DISPLAY SETTINGS REGISTER
The FBDEL bits can adjust the fast blank delay in 8 steps
of 1
⁄2 a clock cycle (−8 to +7). 0H is mid-scale.
The DUVPOL bit inverts the UV polarity of the border
colours.
The DVSPOL bit determines the active edge of the Vsync
(see Fig.7). The DHSYNC bit determines the timing of the
Hsync pulse (burstkey or Hsync). The DFPOL bit can invert
the field ID of the incoming fields (see Fig.7).
SA 18H PEDESTAL SETTINGS REGISTER
The PEDESTU and PEDESTV bits give the U and V DAC
outputs an offset of
−8 to +7 LSB when the FBL is
switched off. This can be used to adjust the White point of
the system.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com