TDA10021 datasheet(8/16 Pages) PHILIPS

8 / 16 page

2001 Oct 01

Philips Semiconductors

Product speciﬁcation

DVB-C channel receiver

TDA10021HT

CHARACTERISTICS

Notes

1. The voltage level of the 5 V supply must always exceed or at least equal the voltage level of the 3.3 V supply during

power-up and power-down in order to guarantee protection against latch-up.

2. All digital inputs are 5 V tolerant except pin XIN.

3. IOH,IOL = ±4 mA for pins SACLK, SCL, SDA, SDAT, SCLT, TCK, TDI, TRST, TMS, TDO, GPIO, UNCOR, PSYNC,

OCLK, DEN and DO[7:0]. For all other pins, IOH, IOL = ±2 mA.

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

VDDD33

digital supply voltage for the

pads

VDDD = 3.3 V ±10%

2.97

3.3

3.63

VDDD18

digital supply voltage for the

core

VDDD = 1.8 V ±5%

1.7

1.8

1.9

VDDD50

digital supply voltage

only for 5 V

requirements; note 1

4.75

5.0

5.25

VIH

HIGH-level input voltage

TTL input; note 2

−

VDDD50

VIL

LOW-level input voltage

TTL input

−

0.8

VOH

HIGH-level output voltage

note 3

2.4

−−

VOL

LOW-level output voltage

−−

0.4

IDDD33

digital supply current for the

pads

fs = 28.92 MHz;

symbol rate = 7 Mbaud

−

IDDD18

digital supply current for the

core

fs = 28.92 MHz;

symbol rate = 7 Mbaud

−

120

−

Ptot

total power dissipation

fs = 28.92 MHz;

symbol rate = 7 Mbaud

−

540

−

input capacitance

−−

5pF

Tamb

ambient temperature

−

°C

XTAL; pin XIN

VIH

HIGH-level input voltage

0.7VDDD33

−

VDDD33

VIL

LOW-level input voltage

−

0.3VDDD33

PLL

VDDD(PLL)

digital PLL supply voltage

VDDD = 1.8 V ±5%

1.7

1.8

1.9

VDDA(PLL)

analog PLL supply voltage

VDDA = 3.3 V ±10%

2.97

3.3

3.63

ADC

VDDA1

analog ADC supply voltage

VDDA = 1.8 V ±5%

1.7

1.8

1.9

VDDA2,VDDA3

analog ADC supply voltage

VDDA = 3.3 V ±10%

2.97

3.3

3.63

VIP,VIM

analog ADC inputs

−0.5

−

VDDA3 + 0.5

signal input range

IR =VIP − VIM

−0.5 to −1.0 −

+0.5 to +1.0 V

Vref(pos)

positive reference voltage

1.95

2.15

2.35

Vref(neg)

negative reference voltage

0.95

1.15

1.35

Voffset

input offset voltage

−25

−

+25

input resistance (VIP or VIM)

−

Ω

input capacitance (VIP or VIM)

−

510

input full power bandwidth

3 dB bandwidth

−

MHz

TDA10021 데이터시트(PDF) 8 Page - NXP Semiconductors

TDA10021 데이터시트(HTML) 8 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

데이터시트 다운로드

링크 URL