전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ZDP323B2 데이터시트(PDF) 21 Page - Zilog, Inc.

부품명 ZDP323B2
상세설명  ZDP323B Series Digital PIR Sensor with I2C Interface
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ZILOG [Zilog, Inc.]
홈페이지  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

ZDP323B2 데이터시트(HTML) 21 Page - Zilog, Inc.

Back Button ZDP323B2 Datasheet HTML 17Page - Zilog, Inc. ZDP323B2 Datasheet HTML 18Page - Zilog, Inc. ZDP323B2 Datasheet HTML 19Page - Zilog, Inc. ZDP323B2 Datasheet HTML 20Page - Zilog, Inc. ZDP323B2 Datasheet HTML 21Page - Zilog, Inc. ZDP323B2 Datasheet HTML 22Page - Zilog, Inc. ZDP323B2 Datasheet HTML 23Page - Zilog, Inc. ZDP323B2 Datasheet HTML 24Page - Zilog, Inc. ZDP323B2 Datasheet HTML 25Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 26 page
background image
ZDP323B Series Digital PIR Sensor
Product Specification
____________________________________________________________________________
PS041703-0324 - Preliminary
Page 18
15.3 I2C Interface
Table 8 - I2C Interface
Symbol
Parameter
Specification
Units
Standard Mode
Fast Mode
Min.
Max.
Min.
Max.
FSCL
SCL Clock Frequency
0
100
0
400
KHz
TLOW:SCL
SCL Low Time
4.7
-
1.3
-
µs
THIGH:SCL
SCL High Time
4.0
-
0.6
-
µs
THOLD:START
Hold time for Repeated
START condition
4.0
-
0.6
-
µs
TSU:START
Set-up time for repeated
START condition
4.7
-
0.6
-
µs
THOLD:DATA
Data hold time
0(3)
3.45(4)
0(3)
0.9(4)
µs
TSU:DATA
Data set-up time
250
-
100
-
ns
TSU:STOP
Set-up time for STOP
condition
4.0
-
0.6
-
µs
TR
Rise time of both SDA and
SCL signals
-
1000
20
300
ns
TF
Fall time of both SDA and
SCL signals
-
300
-
300
ns
TBUF
Bus free time between a
STOP and START
condition
4.7
-
1.3
-
µs
CB
Capacitive load for each
bus line
400(2)
400(2)
pF
Notes:
(1) The I2C bus specifications in Table 8 are based on the VDD and GND level within the
supply voltage range.
(2) CB is total capacitance of one bus line.
(3) A device must internally provide a hold time of at least 300nsec. For the SDA signal to
bridge the undefined region of the falling edge of SCL.
(4) The maximum THOLD:DATA has only to be met if the device does not stretch the Low period
(TLOW:SCL) of the SCL signal.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com