전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PL611S-15-XXXGC-R 데이터시트(PDF) 3 Page - PhaseLink Corporation

부품명 PL611S-15-XXXGC-R
상세설명  1.8V-3.3V PicoPLLTM 32K Programmable Clock
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PLL [PhaseLink Corporation]
홈페이지  http://www.phaselink.com
Logo PLL - PhaseLink Corporation

PL611S-15-XXXGC-R 데이터시트(HTML) 3 Page - PhaseLink Corporation

  PL611S-15-XXXGC-R Datasheet HTML 1Page - PhaseLink Corporation PL611S-15-XXXGC-R Datasheet HTML 2Page - PhaseLink Corporation PL611S-15-XXXGC-R Datasheet HTML 3Page - PhaseLink Corporation PL611S-15-XXXGC-R Datasheet HTML 4Page - PhaseLink Corporation PL611S-15-XXXGC-R Datasheet HTML 5Page - PhaseLink Corporation PL611S-15-XXXGC-R Datasheet HTML 6Page - PhaseLink Corporation  
Zoom Inzoom in Zoom Outzoom out
 3 / 6 page
background image
(Preliminary)
PL611s-15
1.8V-3.3V PicoPLLTM 32K Programmable Clock
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 07/18/06 Page 3
ELECTRICAL SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS
PARAMETERS
SYMBOL
MIN.
MAX.
UNITS
Supply Voltage Range
VDD
-0.5
4.6
V
Input Voltage Range
VI
-0.5
VDD
+0.5
V
Output Voltage Range
VO
-0.5
VDD
+0.5
V
Data Retention @ 85
°C
10
Year
Storage Temperature
TS
-65
150
°C
Ambient Operating Temperature
-40
85
°C
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device
and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above
the operational limits noted in this specification is not implied.
AC SPECIFICATIONS
PARAMETERS
CONDITIONS
MIN.
TYP.
MAX.
UNITS
Input Frequency (FIN)
Reference Clock Input
10KHz
200
MHz
Output Frequency
@ Vdd=3.3V
2.5
200
MHz
Output Frequency
@ Vdd=2.5V
2.5
166
MHz
Output Frequency
@ Vdd=1.8V
2.5
133
MHz
Settling Time
At power-up (after VDD increases over 1.62V)
2
ms
Input (FIN) Signal Amplitude
Internally AC coupled
0.9
VDD
Vpp
Output Rise Time
15pF Load, 10/90%VDD, High Drive, 3.3V
1
1.2
ns
Output Fall Time
15pF Load, 90/10%VDD, High Drive, 3.3V
1
1.2
ns
Duty Cycle
VDD/2
45
50
55
%
* Note: Jitter performance depends on the programming parameters.



Html Pages

1 2 3 4 5 6


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com