ADIN1100BCPZ-R7 datasheet(73/80 Pages) AD

73 / 80 page

Data Sheet

ADIN1100

analog.com

Rev. B | 73 of 80

Frame Checker Transmit Select Register

Device Address: 0x1F; Register Address: 0x8005, Reset: 0x0000, Name: FC_TX_SEL

This register is used to select the transmit side or receive side for frames to be checked. If set, frames received from the MAC interface to

be transmitted are checked. The frame checker can be used to verify that correct data is received over the MAC interface and is also useful

if remote loopback is enabled (see the MAC_IF_REM_LB_EN bit in the MAC_IF_LOOPBACK register) because it can be used to check the

received data after it is looped back at the MAC interface.

Table 120. Bit Descriptions for FC_TX_SEL

Bits

Bit Name

Description

Reset

Access

[15:1]

RESERVED

Reserved.

0x0

FC_TX_SEL

Frame Checker Transmit Select. When set, this bit indicates that the frame checker must check frames received to be

transmitted by the PHY.

0x0

R/W

1: check frames from the MAC interface to be transmitted by the PHY.

0: check frames received by the PHY from the remote end.

Receive Error Count Register

Device Address: 0x1F; Register Address: 0x8008, Reset: 0x0000, Name: RX_ERR_CNT

The receive error counter register is used to access the receive error counter associated with the frame checker in the PHY.

Table 121. Bit Descriptions for RX_ERR_CNT

Bits

Bit Name

Description

Reset

Access

[15:0]

RX_ERR_CNT

Receive Error Count. This is the receive error counter associated with the frame checker in the PHY. Note that this

bit is self clearing upon reading.

0x0

R SC

Frame Checker Count High Register

Device Address: 0x1F; Register Address: 0x8009, Reset: 0x0000, Name: FC_FRM_CNT_H

This register is a latched copy of Bits[31:16] of the 32-bit receive frame counter register. When the receive error counter (RX_ERR_CNT) is

read, the receive frame counter register is latched so that the error count and the receive frame count are synchronized.

Table 122. Bit Descriptions for FC_FRM_CNT_H

Bits

Bit Name

Description

Reset

Access

[15:0]

FC_FRM_CNT_H

Bits[31:16] of Latched Copy of the Number of Received Frames.

0x0

Frame Checker Count Low Register

Device Address: 0x1F; Register Address: 0x800A, Reset: 0x0000, Name: FC_FRM_CNT_L

This register is a latched copy of Bits[15:0] of the 32-bit receive frame counter register. When the receive error counter (RX_ERR_CNT) is read,

the receive frame counter register is latched so that the error count and receive frame count are synchronized.

Table 123. Bit Descriptions for FC_FRM_CNT_L

Bits

Bit Name

Description

Reset

Access

[15:0]

FC_FRM_CNT_L

Bits[15:0] of Latched Copy of the Number of Received Frames.

0x0

Frame Checker Length Error Count Register

Device Address: 0x1F; Register Address: 0x800B, Reset: 0x0000, Name: FC_LEN_ERR_CNT

ADIN1100BCPZ-R7 데이터시트(PDF) 73 Page - Analog Devices

ADIN1100BCPZ-R7 데이터시트(HTML) 73 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

데이터시트 다운로드

링크 URL