LE58QL022BVC datasheet(10/61 Pages) ZARLINK

10 / 61 page

Le58QL022

Data Sheet

Zarlink Semiconductor Inc.

ELECTRICAL CHARACTERISTICS

Typical values are for TA = 25º C and nominal supply voltages. Minimum and maximum values are over the temperature and

supply voltage ranges shown in Operating Ranges, except where noted.

Symbol

Parameter Descriptions

Min

Typ

Max

Unit

Note

VIL

Digital Input Low voltage

0.8

VIH

Digital Input High voltage

2.0

IIL

Digital Input leakage current

µA

< V < VCCD

–7

Otherwise

–120

+180

VHYS

Digital Input hysteresis

0.16

0.25

0.34

VOL

Digital Output Low voltage

CD1–C5 (IOL = 4 mA)

CD1–C5 (IOL = 8 mA)

TSCA, TSCB (IOL =14 mA)

Other digital outputs (IOL = 2 mA)

0.4

0.8

0.4

VOH

Digital Output High voltage

CD1–C5 (IOH = 4 mA)

CD1–C5 (IOH = 8 mA)

Other digital outputs (IOH = 400 µA)

VCCD – 0.4 V

VCCD – 0.8 V

2.4

IOL

Digital Output leakage current (HI Z state)

< V < VCCD

–7

µA

Otherwise

–120

+180

GIN

Input attenuator gain

DGIN = 0

DGIN = 1

0.6438

V/V

VIR

Analog input voltage range (Relative to VREF)

AX = 0 dB, attenuator on (DGIN = 0)

AX = 6.02 dB, attenuator on (DGIN = 0)

AX = 0 dB, attenuator off (DGIN = 1)

AX = 6.02 dB, attenuator off (DGIN = 1)

±1.584

±0.792

±1.02

±0.51

Vpk

VIOS

Offset voltage allowed on VIN

–50

ZIN

Analog input impedance to VREF, 300 to 3400 Hz

600

1400

Ω

IIP

Current into analog input for an input voltage of 3.3 V

115

µA

IIN

Current out of analog input for an input voltage of –0.3 V

130

ZOUT

VOUT output impedance

Ω

CLOUT

Allowable capacitance, VOUT to AGND

500

IOUT

VOUT output current (F< 3400 Hz)

–4

mApk

VREF

VREF output open circuit voltage (leakage < 20 nA)

1.43

1.5

1.57

ZREF

VREF output impedance (F < 3400 Hz)

130

Ω

VOR

VOUT voltage range(AR = 0 dB)

(Relative to VREF)(AR = 6.02 dB)

±1.02

±0.51

Vpk

VOOS

VOUT offset voltage (AISN off)

–40

VOOSA

VOUT offset voltage (AISN on)

–80

GAISN

AISN gain - expected gain (input = 0 dBm0, 1014 Hz)

Attenuator on (DGIN = 0)

Attenuator off (DGIN = 1)

–0.016

–0.024

0.016

0.024

V/V

Power dissipation

All channels active

1 channel active

All channels inactive

130

170

Digital Input capacitance

Digital Output capacitance

PSRR

Power supply rejection ratio (1.02 kHz, 100 mVRMS, either

path, GX = GR = 0 dB)

LE58QL022BVC 데이터시트(PDF) 10 Page - Zarlink Semiconductor Inc

LE58QL022BVC 데이터시트(HTML) 10 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

데이터시트 다운로드

링크 URL