전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

MPM54313 데이터시트(PDF) 43 Page - Monolithic Power Systems

부품명 MPM54313
상세설명  16V, Triple 3A Power Module with I2C Interface
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MPS [Monolithic Power Systems]
홈페이지  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MPM54313 데이터시트(HTML) 43 Page - Monolithic Power Systems

Back Button MPM54313 Datasheet HTML 39Page - Monolithic Power Systems MPM54313 Datasheet HTML 40Page - Monolithic Power Systems MPM54313 Datasheet HTML 41Page - Monolithic Power Systems MPM54313 Datasheet HTML 42Page - Monolithic Power Systems MPM54313 Datasheet HTML 43Page - Monolithic Power Systems MPM54313 Datasheet HTML 44Page - Monolithic Power Systems MPM54313 Datasheet HTML 45Page - Monolithic Power Systems MPM54313 Datasheet HTML 46Page - Monolithic Power Systems MPM54313 Datasheet HTML 47Page - Monolithic Power Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 49 page
background image
MPM54313
– 16V, TRIPLE 3A POWER MODULE WITH I2C
MPM54313 Rev. 1.0
MonolithicPower.com
43
5/7/2024
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2024 MPS. All Rights Reserved.
The output voltage ripple can be calculated with
Equation (7):
OUT
OUT
OUT
ESR
SW
1
IN
SW
VV
1
V
1
R
f
L
V
8 f
C2


=
 −
+


 
(7)
Where L1 is the inductance and RESR is the output
capacitor’s equivalent series resistance (ESR).
For
ceramic
capacitors,
the
capacitance
dominates the impedance at the switching
frequency and causes the majority of the output
voltage ripple. For simplification, the output
voltage ripple can be estimated with Equation (8):
OUT
OUT
OUT
2
SW
1
IN
VV
ΔV1
8 f
L
C2
V

=
 −

 

(8)
For tantalum or electrolytic capacitors, the ESR
dominates the impedance at the switching
frequency. For simplification, the output ripple
can be calculated with Equation (9):
OUT
OUT
OUT
ESR
IN
SW
1
VV
ΔV
1
R
f
L
V

=
 −


(9)
The characteristics of the output capacitor also
affect the stability of the regulation.
PCB Layout Guidelines
For the best results, refer to Figure 12 and follow
the guidelines below:
1. Keep the power loop as small as possible.
2. Use a large ground plane to connect directly
to PGND.
3. Place a sufficient ceramic input capacitor as
close to the device as possible.
4. Place the VCC capacitor as close to the VCC
and GND pins as possible.
5. Connect VIN, VOUT, and GND to a large
copper area to improve thermal performance
and long-term reliability.
6. Separate the input GND area from other
GND areas on the top layer.
7. Connect the GND areas together on the
internal layers and connect the bottom layer
through multiple vias to minimize noise.
VIN
VIN
VOA
VOB
VOC
GND
GND
GND
GND
GND
Figure 12: Recommended PCB Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com