전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPQ18913 데이터시트(PDF) 3 Page - Monolithic Power Systems

부품명 MPQ18913
상세설명  30V, 0.3A High Frequency Transformer Driver for Automotive, AEC-Q100
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MPS [Monolithic Power Systems]
홈페이지  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MPQ18913 데이터시트(HTML) 3 Page - Monolithic Power Systems

  MPQ18913 Datasheet HTML 1Page - Monolithic Power Systems MPQ18913 Datasheet HTML 2Page - Monolithic Power Systems MPQ18913 Datasheet HTML 3Page - Monolithic Power Systems MPQ18913 Datasheet HTML 4Page - Monolithic Power Systems MPQ18913 Datasheet HTML 5Page - Monolithic Power Systems MPQ18913 Datasheet HTML 6Page - Monolithic Power Systems MPQ18913 Datasheet HTML 7Page - Monolithic Power Systems MPQ18913 Datasheet HTML 8Page - Monolithic Power Systems MPQ18913 Datasheet HTML 9Page - Monolithic Power Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
MPQ18913
– 30V, 0.3A High Frequency Transformer Driver
PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE
MPQ18913 Rev. 0.8
MonolithicPower.com
3
12/8/2021
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
Preliminary Specifications Subject to Change
© 2021 MPS. All Rights Reserved.
PIN FUNCTIONS
Package
Pin #
Name
Description
1
FLT
Fault Indicator. FLT pin is an open-drain output.
2
EN/SYNC
Enable/External Clock. Pull high to enable MPQ18913, pull low to disable MPQ18913.
Apply external clock to sync switching frequency.
3
VIN
Input Voltage. Bypass VIN to GND with a 1µF ceramic capacitor as close as possible to
the IC.
4
GND
Ground.
5
AGND
Analog Ground. Connect to power GND through single point connection.
6
VCC
Bias Supply. Decouple with 1µF or larger ceramic capacitor referred to GND. Place the
capacitor as close as possible.
7
SW
Switch Node.
8
BST
Drive Voltage for HS FET. Connect a ceramic capacitor from this pin to SW.
9
NC
Please float NC pin. For internal test use only.
10
FREQ
Switching Frequency set pin. Connect a resistor from FREQ to GND. Place the resistor
as close as possible.
ABSOLUTE MAXIMUM RATINGS (1)
VIN, EN ......................................... -0.3V to 35V
VSW ..................................... -0.3V to (VIN+0.3V)
BST-VSW ....................................... -0.3V to 6.5V
VCC, VDET, VFLT, VFREQ .................. -0.3V to 6.5V
VIN, EN (surge) ............................. -0.3V to 50V
Junction Temperature .............................. 150°C
Lead Temperature ................................... 260°C
Storage Temperature............... -65°C to +150°C
Continuous Power Dissipation (TA = +25°C) (2)
QFN-10 (2mmx2.5mm) .............................2.5W
ESD Rating
Human-body model (HBM) ....................±2000V
Charged-device model (CDM) ...............±2000V
Recommended Operating Conditions (3)
Input Voltage VIN............................... 5V to 30V
External VCC Bias ....................... 4.86V to 5.5V
Junction Temp. (TJ).................. -40°C to +150°C
Thermal Resistance
θJA
θJC
EVQ-18913-D-00A (4)
……..45.3..........7..... °C/W
QFN-10 (2mmx2.5mm) (5)....70.........2.3.... °C/W
Notes:
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the
maximum junction temperature TJ (MAX), the junction-to-
ambient thermal resistance θ
JA, and the ambient temperature
TA. The maximum allowable continuous power dissipation at
any ambient temperature is calculated by PD (MAX) = (TJ
(MAX)-TA)/θJA. Exceeding the maximum allowable power
dissipation will cause excessive die temperature, and the
regulator will go into thermal shutdown. Internal thermal
shutdown circuitry protects the device from permanent
damage.
3) The device is not guaranteed to function outside of its operating
conditions.
4) Measured on EVQ18913-D-00A, 6-layer PCB
5) Measured on JESD51-7, 4-layer PCB. The value of
θ
JA given
in this table is only valid for comparison with other packages
and cannot be used for design purposes. These values were
calculated in accordance with JESD51-7, and simulated on a
specified JEDEC board. They do not represent the
performance obtained in an actual application.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com