전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

37LV128IT/SN 데이터시트(PDF) 7 Page - Microchip Technology

부품명 37LV128IT/SN
상세설명  36K, 64K, and 128K Serial EPROM Family
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

37LV128IT/SN 데이터시트(HTML) 7 Page - Microchip Technology

Back Button 37LV128IT/SN Datasheet HTML 3Page - Microchip Technology 37LV128IT/SN Datasheet HTML 4Page - Microchip Technology 37LV128IT/SN Datasheet HTML 5Page - Microchip Technology 37LV128IT/SN Datasheet HTML 6Page - Microchip Technology 37LV128IT/SN Datasheet HTML 7Page - Microchip Technology 37LV128IT/SN Datasheet HTML 8Page - Microchip Technology 37LV128IT/SN Datasheet HTML 9Page - Microchip Technology 37LV128IT/SN Datasheet HTML 10Page - Microchip Technology 37LV128IT/SN Datasheet HTML 11Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 14 page
background image
 2004 Microchip Technology Inc.
DS21109F-page 7
37LV36/65/128
TABLE 11-4:
DC PROGRAMMING SPECIFICATIONS
TABLE 11-5:
AC PROGRAMMING SPECIFICATIONS (SEE NOTE 2)
Symbol
Parameter
Ambient Temperature: Tamb = 25
°C ±5°C
Limits
Units
Min.
Max.
VCCP
Supply voltage during programming
5.0
6.0
V
VIL
Low-level input voltage
0.0
0.5
V
VIH
High-level input voltage
2.4
VCC
V
VOL
Low-level output voltage
—
0.4
V
VOH
High-level output voltage
3.7
—
V
VPP1
Programming voltage*
12.5
13.5
V
VPP2
Programming Mode access voltage
VCCP
VCCP+1
V
IPPP
Supply current in Programming Mode
—
100
mA
IL
Input or output leakage current
-10
10
µA
VCCL
First pass Low-level supply voltage for final verification
2.8
3.0
V
VCCH
Second pass High-level supply voltage for final verification
6.4
6.6
V
* No overshoot is permitted on this signal. VPP must not be allowed to exceed 14 volts.
Symbol
Parameter
Limits
Units
Conditions
Min.
Max.
TRPP
10% to 90% Rise Time of VPP
1
µsNote 1
TFPP
90% to 10% Fall Time of VPP
1
µsNote 1
TPGM
VPP Programming Pulse Width
.50
1.05
ms
TSVC
VPP Setup to CLK for Entering Programming Mode
100
ns
Note 1
TSVCE
CE Setup to CLK for Entering Programming Mode
100
ns
Note 1
TSVOE
OE Setup to CLK for Entering Programming Mode
100
ns
Note 1
THVC
VPP Hold from CLK for Entering Programming Mode
300
ns
Note 1
TSDP
Data Setup to CLK for Programming
50
ns
THDP
Data Hold from CLK for Programming
0
ns
TLCE
CE Low time to clear data latches
100
ns
TSCC
CE Setup to CLK for Programming/Verifying
100
ns
TSIC
OE Setup to CLK for Incrementing Address Counter
100
ns
THIC
OE Hold from CLK for Incrementing Address Counter
0
ns
THOV
OE Hold from VPP
200
ns
Note 1
TPCAC
CLK to Data Valid
400
ns
TPOH
Data Hold from CLK
0
ns
TPCE
CE Low to Data Valid
250
ns
Note 1: This parameter is periodically sampled and not 100% tested.
Note 2: While in Programming Mode, CE should only be changed while OE is HIGH and has been HIGH for 200 ns,
and OE should only be changed while CE is HIGH and has been HIGH for 200 ns.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com