전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

25LC080A-E/MS 데이터시트(PDF) 11 Page - Microchip Technology

부품명 25LC080A-E/MS
상세설명  8K SPI Bus Serial EEPROM
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

25LC080A-E/MS 데이터시트(HTML) 11 Page - Microchip Technology

Back Button 25LC080A-E/MS Datasheet HTML 7Page - Microchip Technology 25LC080A-E/MS Datasheet HTML 8Page - Microchip Technology 25LC080A-E/MS Datasheet HTML 9Page - Microchip Technology 25LC080A-E/MS Datasheet HTML 10Page - Microchip Technology 25LC080A-E/MS Datasheet HTML 11Page - Microchip Technology 25LC080A-E/MS Datasheet HTML 12Page - Microchip Technology 25LC080A-E/MS Datasheet HTML 13Page - Microchip Technology 25LC080A-E/MS Datasheet HTML 14Page - Microchip Technology 25LC080A-E/MS Datasheet HTML 15Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 26 page
background image
© 2007 Microchip Technology Inc.
DS21808D-page 11
25XX080A/B
2.6
Write Status Register Instruction
(WRSR)
The Write Status Register instruction (WRSR) allows the
user to write to the nonvolatile bits in the Status
Register as shown in Table 2-2. The user is able to
select one of four levels of protection for the array by
writing to the appropriate bits in the Status Register.
The array is divided up into four segments. The user
has the ability to write-protect none, one, two or all four
of the segments of the array. The partitioning is
controlled as shown in Table 2-3.
The Write-Protect Enable (WPEN) bit is also a
nonvolatile bit that is available as an enable bit for the WP
pin. The Write-Protect (WP) pin and the Write-Protect
Enable (WPEN) bit in the Status Register control the
programmable hardware write-protect feature. Hardware
write protection is enabled when WP pin is low and the
WPEN bit is high. Hardware write protection is disabled
when either the WP pin is high or the WPEN bit is low.
When the chip is hardware write-protected, only writes to
nonvolatile bits in the Status Register are disabled. See
Table 2-4 for a matrix of functionality on the WPEN bit.
See Figure 2-7 for the WRSR timing sequence.
TABLE 2-3:
ARRAY PROTECTION
FIGURE 2-7:
WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)
BP1
BP0
Array Addresses
Write-Protected
00
none
01
upper 1/4
(0300h - 03FFh)
10
upper 1/2
(0200h - 03FFh)
11
all
(0000h - 03FFh)
SO
SI
CS
9
1011
12131415
01
0
0
0
0
00
76
5
4
21
0
instruction
data to Status Register
high-impedance
SCK
0
2
34
56
7
18
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com