| 전자부품 데이터시트 검색엔진 |
|
24LC256-I/MS 데이터시트(PDF) 10 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
24LC256-I/MS 데이터시트(HTML) 10 Page - Microchip Technology |
|
10 / 42 page ![]() 24AAXX/24LCXX/24FCXX DS21930B-page 10 © 2007 Microchip Technology Inc. 4.0 FUNCTIONAL DESCRIPTION Each 24XX device supports a bidirectional, 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter, while a device receiving data is defined as a receiver. The bus has to be controlled by a master device which gener- ates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24XX works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated. Block Diagram HV Generator EEPROM Array Page Latches* YDEC XDEC Sense Amp. R/W Control M emory C ontrol L ogic I/O C ontrol L ogic I/O A0*A1*A2* SDA SCL VCC VSS WP* * A0, A1, A2, WP and page latches are not used by some devices. See Table 1-1, Device Selection Table, for details. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |