전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TDA8740 데이터시트(PDF) 13 Page - NXP Semiconductors

부품명 TDA8740
상세설명  Satellite sound circuit with noise reduction
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8740 데이터시트(HTML) 13 Page - NXP Semiconductors

Back Button TDA8740 Datasheet HTML 9Page - NXP Semiconductors TDA8740 Datasheet HTML 10Page - NXP Semiconductors TDA8740 Datasheet HTML 11Page - NXP Semiconductors TDA8740 Datasheet HTML 12Page - NXP Semiconductors TDA8740 Datasheet HTML 13Page - NXP Semiconductors TDA8740 Datasheet HTML 14Page - NXP Semiconductors TDA8740 Datasheet HTML 15Page - NXP Semiconductors TDA8740 Datasheet HTML 16Page - NXP Semiconductors TDA8740 Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 24 page
background image
October 1994
13
Philips Semiconductors
Product specification
Satellite sound circuit with noise reduction
TDA8740; TDA8740H
Notes
1. At pin 20 (16) the demodulated 1 kHz signal should be present with a typical level of 158 mV (RMS) (
−16 dBV), and
THD of maximum 0.5%; VP = 8 to 13.2 V; Tamb = −20 to +70 °C.
2. Modulation of main channel is OFF; modulation of secondary channels is ON.
3. The electrolytic capacitors at pins 40 and 42 (36 and 38) are removed and 1500 pF capacitors between pin 40 (36)
and ground and between pin 42 (38) and ground are connected. At pins 40 and 42 (36 and 38) the demodulated
1 kHz signals should be present with typical levels of 7 mV (RMS) and THD of maximum 0.5%; VP = 8 to 13.2 V;
Tamb = −20 to +70 °C.
4. All PLLs locked; RS1 =RS2 = 220 kΩ.
5. Modulation of secondary channel being measured and main channel is OFF; modulation of other secondary channel
is ON.
6. Modulation of main channel is ON; modulation of secondary channels is OFF.
7. Measured at pins 38 (34) (left) and 30 (26) (right) and no electrolytic capacitors connected to these pins.
Output selector control circuit (see also Table 2) and main channel PLL lock-in select [MCS pin 7 (2)]; pins 15,
17, 26 and 13 (10, 13, 22 and 8) are MOS inputs and should not be left open-circuit
VIL
LOW level input voltage limits
0
−
1.2
V
VIM
MID level input voltage limits
for MCS pin only
1.8
−
2.8
V
VIMF
MID level input voltage on
MCS pin if MCS pin is floating
VP must be 10.8 to 13.2 V 17
19
21
%VP
VIH
HIGH level input voltage limits
3.5
−
VP
V
RIL
low input resistance MCS pin
to ground
12
19
26
k
Ω
RIH
high input resistance MCS pin
to VP
52
80
108
k
Ω
IIL
LOW level input current
(not MCS pin)
VIL =0V
−<−1
−µA
IIH
HIGH level input current
(not MCS pin)
VIH =5V
−<1
−µA
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com