전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSPIC33FJ12GP201 데이터시트(PDF) 2 Page - Microchip Technology

부품명 DSPIC33FJ12GP201
상세설명  Silicon Errata
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSPIC33FJ12GP201 데이터시트(HTML) 2 Page - Microchip Technology

  DSPIC33FJ12GP201 Datasheet HTML 1Page - Microchip Technology DSPIC33FJ12GP201 Datasheet HTML 2Page - Microchip Technology DSPIC33FJ12GP201 Datasheet HTML 3Page - Microchip Technology DSPIC33FJ12GP201 Datasheet HTML 4Page - Microchip Technology DSPIC33FJ12GP201 Datasheet HTML 5Page - Microchip Technology DSPIC33FJ12GP201 Datasheet HTML 6Page - Microchip Technology  
Zoom Inzoom in Zoom Outzoom out
 2 / 6 page
background image
dsPIC33FJ12GP201/202
DS80327A-page 2
© 2007 Microchip Technology Inc.
1. Module: JTAG Programming
JTAG programming does not work.
Work around
None.
2. Module: UART
UART receptions may be corrupted if the Baud
Rate Generator is set up for 4x mode (BRGH = 1).
Work around
Use the 16x baud rate option (BRGH = 0) and
adjust the baud rate accordingly.
3. Module: UART
The auto-baud feature may not calculate the
correct baud rate when the High Baud Rate Enable
bit, BRGH, is set. With the BRGH bit set, the baud
rate calculation used is the same as BRG = 0.
Work around
If the auto-baud feature is needed, use the Low
Baud Rate mode by clearing the BRGH bit.
4. Module: UART
With the auto-baud feature selected, the Sync
Break character (0x55) may be loaded into the
FIFO as data.
Work around
To prevent the Sync Break character from being
loaded into the FIFO, load the UxBRG register with
either 0x0000 or 0xFFFF prior to enabling the
auto-baud feature (ABAUD = 1).
5. Module: UART
The auto-baud feature may miscalculate for
certain baud rate and clock speed combinations,
resulting in a BRG value that is greater than or less
than the expected value by 1. This may result in
reception or transmission failures.
Work around
Test the auto-baud rate at various clock speed and
baud rate combinations that would be used in an
application. If an inaccurate BRG value is
generated, manually correct the baud rate in user
software.
6. Module: Traps and Idle Mode
If a clock failure occurs when the device is in Idle
mode, the oscillator failure trap does not vector to
the Trap Service Routine. Instead, the device will
simply wake-up from Idle mode and continue code
execution if the Fail-Safe Clock Monitor (FSCM) is
enabled.
Work around
Whenever the device wakes up from Idle (assum-
ing the FSCM is enabled) the user software should
check the state of the OSCFAIL bit (INTCON1<1>)
to determine whether a clock failure occurred, and
then perform the appropriate clock switch
operation.



Html Pages

1 2 3 4 5 6


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com