전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TDA8792M 데이터시트(PDF) 13 Page - NXP Semiconductors

부품명 TDA8792M
상세설명  3.3 V, 25 MHz 8-bit analog-to-digital converter ADC
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8792M 데이터시트(HTML) 13 Page - NXP Semiconductors

Back Button TDA8792M Datasheet HTML 9Page - NXP Semiconductors TDA8792M Datasheet HTML 10Page - NXP Semiconductors TDA8792M Datasheet HTML 11Page - NXP Semiconductors TDA8792M Datasheet HTML 12Page - NXP Semiconductors TDA8792M Datasheet HTML 13Page - NXP Semiconductors TDA8792M Datasheet HTML 14Page - NXP Semiconductors TDA8792M Datasheet HTML 15Page - NXP Semiconductors TDA8792M Datasheet HTML 16Page - NXP Semiconductors TDA8792M Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
1996 Feb 21
13
Philips Semiconductors
Product specification
3.3 V, 25 MHz 8-bit
analog-to-digital converter (ADC)
TDA8792
APPLICATION INFORMATION
Fig.12 Application diagram.
The analog and digital supplies should be separated and decoupled.
The external voltage generator must be built such that a good supply voltage ripple rejection is achieved with respect to the LSB value. The reference
ladder voltages can also be derived from a well regulated VDDA supply through a resistor bridge and a decoupled capacitor.
For applications where the input signal must remain well centred around middle scale, VRM must be decoupled and connected to analog input signal
(pin 5) through a resistor. The values must be defined in accordance with the input signal frequency in order to avoid direct coupling into the ADC ladder
(e.g. R = 5 k
Ω and C = 100 nF).
(1) VRB, VRM and VRT are decoupled to VSSA.
(2) Pin 11 should be connected to VSSA in order to prevent noise influence.
handbook, full pagewidth
24
23
22
21
20
19
18
17
16
15
14
13
TDA8792
1
2
3
4
5
6
7
8
9
10
11
12
MLD128 - 1
100 nF
100 nF
100 nF
(1)
(1)
(1)
(2)
CLK
V
STDBY
V
n.c.
D1
D7
D6
D5
D4
D3
D2
D0
OE
V
I bias
VRM
V RB
VRT
DDD
VSSD2
V
SSA1
V
SSA2
V
DDA
V
I
SSO
DDO
3.3 V
100 nF
100 nF
100 nF
22 k
Ω
3.3 V
3.3 V
3.3 V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com