전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PIC18F44J10-E/ML 데이터시트(PDF) 110 Page - Microchip Technology

부품명 PIC18F44J10-E/ML
상세설명  28/40/44-Pin High-Performance RISC Microcontrollers with nanoWatt Technology
PDF  358 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F44J10-E/ML 데이터시트(HTML) 110 Page - Microchip Technology

Back Button PIC18F44J10-E/ML Datasheet HTML 106Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 107Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 108Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 109Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 110Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 111Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 112Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 113Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 114Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 358 page
background image
PIC18F45J10 FAMILY
DS39682C-page 108
Preliminary
© 2007 Microchip Technology Inc.
TABLE 9-11:
PORTE I/O SUMMARY
TABLE 9-12:
SUMMARY OF REGISTERS ASSOCIATED WITH PORTE
Pin
Function
TRIS
Setting
I/O
I/O
Type
Description
RE0/RD/AN5
RE0
0
O
DIG
LATE<0> data output; not affected by analog input.
1
I
ST
PORTE<0> data input; disabled when analog input enabled.
RD
1
I
TTL
PSP read enable input (PSP enabled).
AN5
1
I
ANA
A/D input channel 5; default input configuration on POR.
RE1/WR/AN6
RE1
0
O
DIG
LATE<1> data output; not affected by analog input.
1
I
ST
PORTE<1> data input; disabled when analog input enabled.
WR
1
I
TTL
PSP write enable input (PSP enabled).
AN6
1
I
ANA
A/D input channel 6; default input configuration on POR.
RE2/CS/AN7
RE2
0
O
DIG
LATE<2> data output; not affected by analog input.
1
I
ST
PORTE<2> data input; disabled when analog input enabled.
CS
1
I
TTL
PSP write enable input (PSP enabled).
AN7
1
I
ANA
A/D input channel 7; default input configuration on POR.
Legend:
DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output;
x
= Don’t care (TRIS bit does not affect port direction or is overridden for this option).
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reset
Values
on page
PORTE(1)
—
—
—
—
—
RE2
RE1
RE0
46
LATE(1)
—
—
—
—
—
PORTE Data Latch Register
(Read and Write to Data Latch)
46
TRISE(1)
IBF
OBF
IBOV
PSPMODE
—
TRISE2
TRISE1
TRISE0
46
ADCON1
—
—
VCFG1
VCFG0
PCFG3
PCFG2
PCFG1
PCFG0
44
Legend: — = unimplemented, read as ‘0’. Shaded cells are not used by PORTE.
Note 1:
These registers are not available in 28-pin devices.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com