전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PIC16F883-E/P 데이터시트(PDF) 30 Page - Microchip Technology

부품명 PIC16F883-E/P
상세설명  28/40/44-Pin, Enhanced Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology
PDF  288 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F883-E/P 데이터시트(HTML) 30 Page - Microchip Technology

Back Button PIC16F883-E/P Datasheet HTML 26Page - Microchip Technology PIC16F883-E/P Datasheet HTML 27Page - Microchip Technology PIC16F883-E/P Datasheet HTML 28Page - Microchip Technology PIC16F883-E/P Datasheet HTML 29Page - Microchip Technology PIC16F883-E/P Datasheet HTML 30Page - Microchip Technology PIC16F883-E/P Datasheet HTML 31Page - Microchip Technology PIC16F883-E/P Datasheet HTML 32Page - Microchip Technology PIC16F883-E/P Datasheet HTML 33Page - Microchip Technology PIC16F883-E/P Datasheet HTML 34Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 288 page
background image
PIC16F882/883/884/886/887
DS41291D-page 28
Preliminary
© 2007 Microchip Technology Inc.
TABLE 2-3:
PIC16F882/883/884/886/887 SPECIAL FUNCTION REGISTERS SUMMARY BANK 2
TABLE 2-4:
PIC16F882/883/884/886/887 SPECIAL FUNCTION REGISTERS SUMMARY BANK 3
Addr
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Page
Bank 2
100h
INDF
Addressing this location uses contents of FSR to address data memory (not a physical register)
xxxx xxxx
37,213
101h
TMR0
Timer0 Module Register
xxxx xxxx
73,213
102h
PCL
Program Counter’s (PC) Least Significant Byte
0000 0000
37,213
103h
STATUS
IRP
RP1
RP0
TO
PD
ZDC
C
0001 1xxx
29,213
104h
FSR
Indirect Data Memory Address Pointer
xxxx xxxx
37,213
105h
WDTCON
WDTPS3
WDTPS2
WDTPS1
WDTPS0
SWDTEN
---0 1000
221,214
106h
PORTB
RB7
RB6
RB5
RB4
RB3
RB2
RB1
RB0
xxxx xxxx
48,213
107h
CM1CON0
C1ON
C1OUT
C1OE
C1POL
C1R
C1CH1
C1CH0
0000 -000
88,214
108h
CM2CON0
C2ON
C2OUT
C2OE
C2POL
C2R
C2CH1
C2CH0
0000 -000
89,214
109h
CM2CON1
MC1OUT
MC2OUT
C1RSEL
C2RSEL
T1GSS
C2SYNC
0000 --10
91,215
10Ah
PCLATH
Write Buffer for the upper 5 bits of the Program Counter
---0 0000
37,213
10Bh
INTCON
GIE
PEIE
T0IE
INTE
RBIE
T0IF
INTF
RBIF(1)
0000 000x
31,213
10Ch EEDAT
EEDAT7
EEDAT6
EEDAT5
EEDAT4
EEDAT3
EEDAT2
EEDAT1
EEDAT0
0000 0000
112,215
10Dh EEADR
EEADR7
EEADR6
EEADR5
EEADR4
EEADR3
EEADR2
EEADR1
EEADR0
0000 0000
112,215
10Eh
EEDATH
EEDATH5
EEDATH4
EEDATH3
EEDATH2
EEDATH1
EEDATH0
--00 0000
112,215
10Fh
EEADRH
EEADRH4(2) EEADRH3 EEADRH2 EEADRH1 EEADRH0
---- 0000
112,215
Legend:
– = Unimplemented locations read as ‘0’, u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
Note
1:
MCLR and WDT Reset does not affect the previous value data latch. The RBIF bit will be cleared upon Reset but will set again if the
mismatch exists.
2:
PIC16F886/PIC16F887 only.
Addr
Name
Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2
Bit 1Bit 0
Value on
POR, BOR
Page
Bank 3
180h
INDF
Addressing this location uses contents of FSR to address data memory (not a physical register)
xxxx xxxx
37,213
181h
OPTION_REG
RBPU
INTEDG
T0CS
T0SE
PSA
PS2
PS1
PS0
1111 1111
30,214
182h
PCL
Program Counter’s (PC) Least Significant Byte
0000 0000
37,213
183h
STATUS
IRP
RP1
RP0
TO
PD
ZDC
C
0001 1xxx
29,213
184h
FSR
Indirect Data Memory Address Pointer
xxxx xxxx
37,213
185h
SRCON
SR1
SR0
C1SEN
C2REN
PULSS
PULSR
FVREN
0000 00-0
93,215
186h
TRISB
TRISB7
TRISB6
TRISB5
TRISB4
TRISB3
TRISB2
TRISB1
TRISB0
1111 1111
48,214
187h
BAUDCTL
ABDOVF
RCIDL
SCKP
BRG16
WUE
ABDEN
01-0 0-00
160,215
188h
ANSEL
ANS7(2)
ANS6(2)
ANS5(2)
ANS4
ANS3
ANS2
ANS1
ANS0
1111 1111
40,215
189h
ANSELH
ANS13
ANS12
ANS11
ANS10
ANS9
ANS8
--11 1111
99,215
18Ah
PCLATH
Write Buffer for the upper 5 bits of the Program Counter
---0 0000
37,213
18Bh
INTCON
GIE
PEIE
T0IE
INTE
RBIE
T0IF
INTF
RBIF(1)
0000 000x
31,213
18Ch
EECON1
EEPGD
WRERR
WREN
WR
RD
x--- x000
113,215
18Dh
EECON2
EEPROM Control Register 2 (not a physical register)
---- ----
111,215
Legend:
– = Unimplemented locations read as ‘0’, u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
Note
1:
MCLR and WDT Reset does not affect the previous value data latch. The RBIF bit will be cleared upon Reset but will set again if the
mismatch exists.
2:
PIC16F884/PIC16F887 only.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com