전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

CS8416-CSZ 데이터시트(PDF) 47 Page - Cirrus Logic

부품명 CS8416-CSZ
상세설명  192 kHZ DIGITAL AUDIO INTERFACE RECEIVER
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8416-CSZ 데이터시트(HTML) 47 Page - Cirrus Logic

Back Button CS8416-CSZ Datasheet HTML 43Page - Cirrus Logic CS8416-CSZ Datasheet HTML 44Page - Cirrus Logic CS8416-CSZ Datasheet HTML 45Page - Cirrus Logic CS8416-CSZ Datasheet HTML 46Page - Cirrus Logic CS8416-CSZ Datasheet HTML 47Page - Cirrus Logic CS8416-CSZ Datasheet HTML 48Page - Cirrus Logic CS8416-CSZ Datasheet HTML 49Page - Cirrus Logic CS8416-CSZ Datasheet HTML 50Page - Cirrus Logic CS8416-CSZ Datasheet HTML 51Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 60 page
background image
DS578F3
47
CS8416
each mode, every start-up option select pin (except for TX, which has an internal pull-down) MUST have an
external pull-up or pull-down resistor as there are no internal pull-up or pull-down resistors for these startup
conditions (set after reset).
15.3 Hardware Mode Equivalent Register Settings
Listed below are the equivalent values that the registers are set to in Hardware Mode.
Control0 Register (00h)
FSWCLK
= 0
PDUR
= Set by TX pin pull-up/down after reset.
TRUNC
= 0
Control1 Register (01h)
SWCLK
= Set to 1 if there a transition on OMCK after reset. Otherwise set to 0.
MUTSAO
= 0
INT[1:0]
= N/A.
HOLD[1:0]
= 00
RMCKF
= Set by U pin pull-up/down after reset.
CHS
= 0
Control2 Register (02h)
DETCI
= N/A
EMPH_CNTL[2]
= set by 96KHZ pull-up/down after reset. See Figure 14 for the de-emphasis filter re-
sponse.
EMPH_CNTL[1:0]
= 00
GPO0SEL[3:0]
= N/A
Control3 Register (03h)
GPO1SEL[3:0]
= N/A
GPO2SEL[3:0]
= N/A
Pin Name
Pull Down to DGND Function
Pull Up to VL Function
SDOUT
Hardware Mode
Software Mode
RCBL
Serial Port Slave Mode
Serial Port Master Mode
AUDIO
Serial Format Select 1 (SFSEL1)=0
Serial Format Select 1 (SFSEL1)=1
C
Serial Format Select 0 (SFSEL0)=0
Serial Format Select 0 (SFSEL0)=1
U
RMCK Frequency=256*Fs
RMCK Frequency=128*Fs
TX
Normal Phase Detector update rate.
Higher Phase Detector update rate.
96KHZ
Emphasis Audio Match Off
Emphasis Audio Match On
NV/RERR
NVERR Selected
RERR Selected
Table 4. Hardware Mode Start-Up Pin Conditions



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com