| 전자부품 데이터시트 검색엔진 |
|
P4C165 데이터시트(PDF) 1 Page - Pyramid Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
P4C165 데이터시트(HTML) 1 Page - Pyramid Semiconductor Corporation |
|
1 / 9 page ![]() 1 Document # SRAM117 Rev OR Revised October 2005 FEATURES Full CMOS, 6T Cell High Speed (Equal Access and Cycle Times) – 15/20/25 ns (Commercial) – 20/25/35 (Industrial) Low Power Operation Chip Clear Function Output Enable and Dual Chip Enable Control Functions Single 5V±10% Power Supply Common Data I/O Fully TTL Compatible Inputs and Outputs Standard Pinout (JEDEC Approved) – 28-Pin Plastic DIP (300 mil) P4C165 ULTRA HIGH SPEED 8K x 8 RESETTABLE STATIC CMOS RAM DESCRIPTION The P4C165 is a 65,536-bit ultra high-speed static RAM organized as 8K x 8. The RAM features a reset control to enable clearing all words to zero within two cycle times. The CMOS memory requires no clocks or refreshing and has equal access and cycle times. Inputs are fully TTL- compatible. The RAM operates from a single 5V±10% tolerance power supply. FUNCTIONAL BLOCK DIAGRAM PIN CONFIGURATION 1519B DIP (P5) Access times as fast as 15 nanoseconds are available, permitting greatly enhanced system operating speeds. In full standby mode with CMOS inputs, power consump- tion is only 5.5 mW for the P4C165. The P4C165 is available in a 28-pin 300 mil DIP. |
유사한 부품 번호 - P4C165 |
|
유사한 설명 - P4C165 |
|
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |