| 전자부품 데이터시트 검색엔진 |
|
PA2011 데이터시트(PDF) 6 Page - Protek Devices |
|
|
|||||||||||||||||||||||||||||
PA2011 데이터시트(HTML) 6 Page - Protek Devices |
|
6 / 8 page ![]() PA2011 2929 S. Fair Lane, Tempe, AZ 85282 Tel: (602) 414–5122. Fax: (602) 414--5141 www.protekdevices.com TEST CIRCUITS Switch Input V+ +3 V 0 V 50% tr < 5 ns t < 5 ns f V+ NO or NC IN COM Switch Output RL CL VOUT Logic Input 0.9 x VOUT Switch Output Logic Input 300 35 pF 0 V GND tON 0 V tOFF Logic "1" = Switch On CL (includes fixture and stray capacitance) Logic input waveforms inverted for switches that have the opposite logic sense. R L VOUT = VCOM R + R ON L Figure 1. Switching Time V+ Logic 3 V tr <5 ns tf <5 ns Input V+ V O N 0 V COM NO VO NC V C N CL RL VNC =VNO 300 35 pF 90% IN VO GND Switch 0 V Output tD tD CL (includes fixture and stray capacitance) Figure 2. Break-Before-Make Interval V+ ΔVOUT V+ Rgen VOUT COM NC or NO VOUT Vgen + IN IN CL Off On On 3 V GND Q = ΔVOUT x CL IN depends on switch configuration: input polarity Figure 3. Charge Injection determined by sense of switch. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |