P4C1256

Page 8 of 17

Document # SRAM119 REV G

Input Pulse Levels

GND to 3.0V

Input Rise and Fall Times

3ns

Input Timing Reference Level

1.5V

Output Timing Reference Level

1.5V

Output Load

See Figures 1 and 2

AC TEST CONDITIONS

Figure 1. Output Load

Figure 2. Thevenin Equivalent

* including scope and test fixture.

Note:

Because of the ultra-high speed of the P4C1256, care must be taken when

testing this device; an inadequate setup can cause a normal functioning part

to be rejected as faulty. Long high-inductance leads that cause supply

bounce must be avoided by bringing the V

to the contactor fingers. A 0.01 µF high frequency capacitor is also required

between V

must be used; for example, a 50

Ω test environment should be terminated

into a 50

Ω load with 1.73V (Thevenin Voltage) at the comparator input,

and a 116

Ω resistor must be used in series with D

(Thevenin Resistance).

Write

Active

Read

TRUTH TABLE

Mode

Standby

Standby

D

Standby

Power

I/O

WE

WE

WE

WE

WE

OE

OE

OE

OE

OE

CE

CE

CE

CE

CE

High Z

High Z

D

OUT

High Z

X

X

H

H

L

X

X

H

L

X

H

L

L

L

Standby

Active

Active

High Z

X