| 전자부품 데이터시트 검색엔진 |
|
SN74HCS259DYYR 데이터시트(PDF) 9 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SN74HCS259DYYR 데이터시트(HTML) 9 Page - Texas Instruments |
|
9 / 32 page ![]() Pin numbers shown are for the D, J, N, NS, PW, and W packages. Figure 7-1. Logic Diagram, Each Internal Latch (positive logic) 7.3 Device Functional Modes Table 7-1. Function Table INPUTS OUTPUT OF ADDRESSED LATCH EACH OTHER OUTPUT FUNCTION CLR G H L D QiO Addressable latch H H QiO QiO Memory L L D L 8-line demultiplexer L H L L Clear Table 7-2. Latch Selection Table SELECT INPUTS LATCH ADDRESSED S2 S1 S0 L L L 0 L L H 1 L H L 2 L H H 3 H L L 4 H L H 5 H H L 6 H H H 7 www.ti.com SN54HC259, SN74HC259 SCLS134F – DECEMBER 1982 – REVISED MARCH 2022 Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 9 Product Folder Links: SN54HC259 SN74HC259 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |