전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PM7375-SC 데이터시트(PDF) 48 Page - PMC-Sierra, Inc

부품명 PM7375-SC
상세설명  LOCAL ATM SAR & PHYSICAL LAYER
PDF  430 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PMC [PMC-Sierra, Inc]
홈페이지  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7375-SC 데이터시트(HTML) 48 Page - PMC-Sierra, Inc

Back Button PM7375-SC Datasheet HTML 44Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 45Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 46Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 47Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 48Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 49Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 50Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 51Page - PMC-Sierra, Inc PM7375-SC Datasheet HTML 52Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 430 page
background image
PM7375 LASAR-155
DATA SHEET
PMC-931127
ISSUE 6
LOCAL ATM SAR & PHYSICAL LAYER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
32
RDB
I/O
162
For slave mode operation the active low read enable
(RDB) signal is configured as an input. RDB is low
during LASAR-155 Microprocessor Interface Port
register read accesses. The LASAR-155 drives the
D[15:0] bus with the contents of the addressed register
while RDB and CSB are low.
For master mode operation the active low read enable
(RDB) signal is configured as an output. RDB is low
during LASAR-155 Local Bus read accesses. The
device being read should drive the D[7:0] bus with the
contents of the addressed memory location while RDB
and either CS1B or CS2B is low. For this mode of
operation RDB is generated on the rising edge of
PCICLK.
WRB
I/O
163
For slave mode operation the active low write strobe
(WRB) signal is configured as an input. WRB is low
during a LASAR-155 Microprocessor Interface Port
register write accesses. The D[15:0] bus contents are
clocked into the addressed register on the rising WRB
edge while CSB is low.
For master mode operation the active low write strobe
(WRB) signal is configured as an output. WRB is low
during a LASAR-155 Local Bus write accesses. D[7:0]
bus contents are clocked into the addressed memory
location of the device being written to on the rising
WRB edge while either CS1B or CS2B is low. For this
mode of operation WRB is generated on the rising
edge of PCICLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com