전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCA9674ATS 데이터시트(PDF) 15 Page - NXP Semiconductors

부품명 PCA9674ATS
상세설명  Remote 8-bit I/O expander for Fm I2C-bus with interrupt
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA9674ATS 데이터시트(HTML) 15 Page - NXP Semiconductors

Back Button PCA9674ATS Datasheet HTML 11Page - NXP Semiconductors PCA9674ATS Datasheet HTML 12Page - NXP Semiconductors PCA9674ATS Datasheet HTML 13Page - NXP Semiconductors PCA9674ATS Datasheet HTML 14Page - NXP Semiconductors PCA9674ATS Datasheet HTML 15Page - NXP Semiconductors PCA9674ATS Datasheet HTML 16Page - NXP Semiconductors PCA9674ATS Datasheet HTML 17Page - NXP Semiconductors PCA9674ATS Datasheet HTML 18Page - NXP Semiconductors PCA9674ATS Datasheet HTML 19Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 34 page
background image
PCA9674_PCA9674A_2
© NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 02 — 12 October 2006
15 of 34
NXP Semiconductors
PCA9674/74A
Remote 8-bit I/O expander for Fm+ I2C-bus with interrupt
8.4 Power-on reset
When power is applied to VDD, an internal Power-On Reset (POR) holds the
PCA9674/74A in a reset condition until VDD has reached VPOR. At that point, the reset
condition is released and the PCA9674/74A registers and I2C-bus/SMBus state machine
will initialize to their default states. Thereafter VDD must be lowered below 0.2 V to reset
the device.
8.5 Interrupt output (INT)
The PCA9674/74A provides an open-drain interrupt (INT) which can be fed to a
corresponding input of the microcontroller (see Figure 14, Figure 15, and Figure 16). This
gives these chips a kind of master function which can initiate an action elsewhere in the
system.
An interrupt is generated by any rising or falling edge of the port inputs. After time tv(D) the
signal INT is valid.
The interrupt disappears when data on the port is changed to the original setting or data is
read from or written to the device which has generated the interrupt.
In the write mode, the interrupt may become deactivated (HIGH) on the rising edge of the
write to port pulse. On the falling edge of the write to port pulse the interrupt is definitely
deactivated (HIGH).
The interrupt is reset in the read mode on the rising edge of the read from port pulse.
During the resetting of the interrupt itself, any changes on the I/Os may not generate an
interrupt. After the interrupt is reset any change in I/Os will be detected and transmitted as
an INT.
Fig 16. Application of multiple PCA9674s with interrupt
002aac122
VDD
MICROCOMPUTER
INT
PCA9674
INT
PCA9674
INT
device 1
device 2
PCA9674
INT
device 8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com