전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HMC624LP4E 데이터시트(PDF) 4 Page - Hittite Microwave Corporation

부품명 HMC624LP4E
상세설명  0.5 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  HITTITE [Hittite Microwave Corporation]
홈페이지  http://www.hittite.com
Logo HITTITE - Hittite Microwave Corporation

HMC624LP4E 데이터시트(HTML) 4 Page - Hittite Microwave Corporation

  HMC624LP4E Datasheet HTML 1Page - Hittite Microwave Corporation HMC624LP4E Datasheet HTML 2Page - Hittite Microwave Corporation HMC624LP4E Datasheet HTML 3Page - Hittite Microwave Corporation HMC624LP4E Datasheet HTML 4Page - Hittite Microwave Corporation HMC624LP4E Datasheet HTML 5Page - Hittite Microwave Corporation HMC624LP4E Datasheet HTML 6Page - Hittite Microwave Corporation HMC624LP4E Datasheet HTML 7Page - Hittite Microwave Corporation HMC624LP4E Datasheet HTML 8Page - Hittite Microwave Corporation HMC624LP4E Datasheet HTML 9Page - Hittite Microwave Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
10
10 - 205
For price, delivery, and to place orders, please contact Hittite Microwave Corporation:
20 Alpha Road, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373
Order On-line at www.hittite.com
Serial Mode
Parallel Mode (Direct Parallel Mode & Latched Parallel Mode)
The serial mode is enabled then P/S is set to high. Data is entered LSB first and after the 6th shift clock cycle the LE
(Latch Enable) is pulsed High and then Low. See timing diagram below for reference.
Timing Diagram
Direct Parallel Mode - The attenuation state is changed by the Control Voltage Inputs directly. The LE (Latch Enable)
must be at a logic high to control the attenuator in this manner.
Latched Parallel Mode - The attenuation state is selected using the Control Voltage Inputs and set while the LE is in
the Low state. The attenuator will not change state while LE is Low. Once all Control Voltage Inputs are at the desired
states the LE is pulsed. See timing diagram below for reference.
Timing Diagram (Latched Parallel Mode)
0.5 dB LSB GaAs MMIC 6-BIT
DIGITAL ATTENUATOR, DC - 6 GHz
v02.0807
HMC624LP4 / 624LP4E
Parameter
Symbol
Vdd = +5V
(Typ.)
Units
Serial Input Setup Time
ts
20
ns
Hold Time from Serial
Input to Shift Clock
th
20
ns
Setup Time from Shift
Clock to Latch Enable
tlsup
40
ns
Propagation Delay
tpd
10
ns
Setup Time for New Data
tsnd
10
ns
Timing



Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com