전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

7135LB 데이터시트(PDF) 4 Page - Arista Networks, Inc

부품명 7135LB
상세설명  7135LB Series Layer 1 FPGA Switch
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ARISTA [Arista Networks, Inc]
홈페이지  https://www.arista.com/en/
Logo ARISTA - Arista Networks, Inc

7135LB 데이터시트(HTML) 4 Page - Arista Networks, Inc

  7135LB Datasheet HTML 1Page - Arista Networks, Inc 7135LB Datasheet HTML 2Page - Arista Networks, Inc 7135LB Datasheet HTML 3Page - Arista Networks, Inc 7135LB Datasheet HTML 4Page - Arista Networks, Inc 7135LB Datasheet HTML 5Page - Arista Networks, Inc 7135LB Datasheet HTML 6Page - Arista Networks, Inc 7135LB Datasheet HTML 7Page - Arista Networks, Inc 7135LB Datasheet HTML 8Page - Arista Networks, Inc 7135LB Datasheet HTML 9Page - Arista Networks, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
7135LB Series | Applications
Enabling Custom Applications
While FPGA applications can be challenging to develop, the Arista 7135LB makes them easy to deploy. Arista provides a built-in
application framework allowing developers to wrap applications into simple packages for deployment, streamlining operational
processes. Arista development toolkits enable complete and unfettered access to the facilities provided by the in-system FPGAs.
These are the same APIs and developer kits used by the Arista engineering team to develop and deploy our applications.
Application
Overview
Key Features
Use it for...
MetaWatch
Inline* (formerly
ExchangeApp)
In-line packet
time-
stamping
enabling
exchange
fairness
• Timestamp at the edge of trading venue
networks
• Sub-200ns passthrough latency to apply
the timestamp
• Reliable accuracy and timestamp
precision
• Accurately synchronise timestamps
between multiple MetaWatch Inline
devices
• Increase exchange fairness
• Reduce trading venue latency sensitivity
• Maintain trade order based on edge
timestamps
• Reduce complexity and risk of traditional low-
latency exchange infrastructures
MetaProtect*
Firewall
Low-latency
packet
filtering in
135 ns
• Architected for ultra-low-latency with
forwarding from 135 nanoseconds
• Line rate 10GbE packet uni or
bidirectional filtering between port-pairs
• Stateless security policy with up to 510
rules per ACL
• Full packet header logging for
noncompliant traffic
• Low-latency firewall
• Satisfy InfoSec or regulatory compliance
mandates without introducing excessive
latency
*
Not currently supported in EOS



Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com