| 전자부품 데이터시트 검색엔진 |
|
PPC405GPR-3JB266 데이터시트(PDF) 45 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
PPC405GPR-3JB266 데이터시트(HTML) 45 Page - Applied Micro Circuits Corporation |
|
45 / 57 page ![]() 405GPr – Power PC 405GPr Embedded Processor AMCC 45 Revision 2.04 – September 7, 2007 Data Sheet Peripheral Interface Clock Timings Parameter Min Max Units PCIClk input frequency (asynchronous mode) Note 1 66.66 MHz PCIClk period (asynchronous mode) 15 Note 1 ns PCI Clock frequency (synchronous mode) 25 33.33 MHz PCI Clock period (synchronous mode - Note 2) 30 40 ns PCIClk input high time 40% of nominal period 60% of nominal period ns PCIClk input low time 40% of nominal period 60% of nominal period ns EMCMDClk output frequency – 2.5 MHz EMCMDClk period 400 – ns EMCMDClk output high time 160 – ns EMCMDClk output low time 160 – ns PHYTxClk input frequency 2.5 25 MHz PHYTxClk period 40 400 ns PHYTxClk input high time 35% of nominal period – ns PHYTxClk input low time 35% of nominal period – ns PHYRxClk input frequency 2.5 25 MHz PHYRxClk period 40 400 ns PHYRxClk input high time 35% of nominal period – ns PHYRxClk input low time 35% of nominal period – ns PerClk output frequency – 66.66 MHz PerClk period 15 – ns PerClk output high time 45% of nominal period 55% of nominal period ns PerClk output low time 45% of nominal period 55% of nominal period ns PerClk clock edge stability (phase jitter, cycle to cycle) ± 0.3 ns UARTSerClk input frequency (Note 3) – 1000/(2TOPB+2ns) MHz UARTSerClk period 2TOPB+2 –ns UARTSerClk input high time TOPB+1 –ns UARTSerClk input low time TOPB+1 –ns TmrClk input frequency – 66.66 MHz TmrClk period 15 – ns TmrClk input high time 40% of nominal period 60% of nominal period ns TmrClk input low time 40% of nominal period 60% of nominal period ns Note: 1. In asynchronous PCI mode the minimum PCIClk frequency is 1/8 the PLB Clock. Refer to the PowerPC 405GPr Embedded Processor User’s Manual for more information. 2. In synchronous PCI mode the PCI clock is derived from SysClk and the PCIClk input pin is unused. 3. TOPB is the period in ns of the OPB clock. The maximum OPB clock frequency is 66.66MHz. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |