| 전자부품 데이터시트 검색엔진 |
|
PPC405GPR-3JB400 데이터시트(PDF) 6 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
PPC405GPR-3JB400 데이터시트(HTML) 6 Page - Applied Micro Circuits Corporation |
|
6 / 57 page ![]() 405GPr – Power PC 405GPr Embedded Processor 6 AMCC Revision 2.04 – September 7, 2007 Data Sheet PPC405GPr Embedded Controller Functional Block Diagram The PPC405GPr is designed using the IBM® Microelectronics Blue LogicTM methodology in which major functional blocks are integrated together to create an application-specific ASIC product. This approach provides a consistent way to create complex ASICs using IBM CoreConnectTM Bus Architecture. PPC405 Processor Core DOCM IOCM DCU ICU OCM Control OCM SRAM DCR Bus 16KB On-chip Peripheral Bus (OPB) GPIO IIC UART UART MAL Ethernet DMA Bridge Processor Local Bus (PLB) SDRAM PCI Bridge Code Decompression External Bus Controller Controller Clock Control Reset Power Mgmt JTAG Trace Timers MMU MII Controller OPB Interrupt Controller Arb 32-bit addr 32-bit data 13-bit addr 32-bit data External Bus Master Controller Universal I-Cache D-Cache (4-Channel) (CodePack ™) 66 MHz max (async) DCRs 33 MHz max (sync) 16KB Arb |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |