전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADP1829ACPZ-R7 데이터시트(PDF) 4 Page - Analog Devices

부품명 ADP1829ACPZ-R7
상세설명  Dual, Interleaved, Step-Down DC-to-DC Controller with Tracking
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADP1829ACPZ-R7 데이터시트(HTML) 4 Page - Analog Devices

  ADP1829ACPZ-R7 Datasheet HTML 1Page - Analog Devices ADP1829ACPZ-R7 Datasheet HTML 2Page - Analog Devices ADP1829ACPZ-R7 Datasheet HTML 3Page - Analog Devices ADP1829ACPZ-R7 Datasheet HTML 4Page - Analog Devices ADP1829ACPZ-R7 Datasheet HTML 5Page - Analog Devices ADP1829ACPZ-R7 Datasheet HTML 6Page - Analog Devices ADP1829ACPZ-R7 Datasheet HTML 7Page - Analog Devices ADP1829ACPZ-R7 Datasheet HTML 8Page - Analog Devices ADP1829ACPZ-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 32 page
background image
ADP1829
Rev. 0 | Page 4 of 32
Parameter
Conditions
Min
Typ
Max
Unit
OSCILLATOR
Oscillator Frequency
SYNC = FREQ = GND (fSW = fOSC)
240
300
370
kHz
SYNC = GND, FREQ = VREG (fSW = fOSC)
480
600
720
kHz
SYNC Synchronization Range2
FREQ = GND, SYNC = 600 kHz to 1.2 MHz (fSW = fSYNC/2)
300
600
kHz
FREQ = VREG, SYNC = 1.2 MHz to 2 MHz (fSW = fSYNC/2)
600
1000
kHz
SYNC Minimum Input Pulse Width
200
ns
CURRENT SENSE
CSL1, CSL2 Threshold Voltage
Relative to PGND
−30
0
+30
mV
CSL1, CSL2 Output Current
CSL1, CSL2 = PGND
44
50
56
μA
Current Sense Blanking Period
100
ns
GATE DRIVERS
DH1, DH2 Rise Time
CDH = 3 nF, VBST − VSW = 5 V
15
ns
DH1, DH2 Fall Time
CDH = 3 nF, VBST − VSW = 5 V
10
ns
DL1, DL2 Rise Time
CDL = 3 nF
15
ns
DL1, DL2 Fall Time
CDL = 3 nF
10
ns
DH to DL, DL to DH Dead Time
40
ns
LOGIC THRESHOLDS
SYNC, FREQ, LDOSD Input High Voltage
2.2
V
SYNC, FREQ, LDOSD Input Low Voltage
0.4
V
SYNC, FREQ Input Leakage Current
SYNC, FREQ = 0 V to 5.5 V
1
μA
LDOSD Pull-Down Resistance
100
kΩ
EN1, EN2 Input High Voltage
IN = 3.0 V to 18 V
2.0
V
EN1, EN2 Input Low Voltage
IN = 3.0 V to 18 V
0.8
V
EN1, EN2 Current Source
EN1, EN2 = 0 V to 3.0 V
−0.3
−0.6
−1.5
μA
EN1, EN2 Input Impedance to 5 V Zener
EN1, EN2 = 5.5 V to 18 V
100
kΩ
THERMAL SHUTDOWN
Thermal Shutdown Threshold3
145
°C
Thermal Shutdown Hysteresis3
15
°C
POWER GOOD
FB1, UV2 Overvoltage Threshold
VFB1, VUV2 rising
750
mV
FB1, UV2 Overvoltage Hysteresis
50
mV
FB1, UV2 Undervoltage Threshold
VFB1, VUV2 rising
550
mV
FB1, UV2 Undervoltage Hysteresis
50
mV
POK1, POK2 Propagation Delay
8
μs
POK1, POK2 Off Leakage Current
VPOK1, VPOK2 = 5.5 V
1
μA
POK1, POK2 Output Low Voltage
IPOK1, IPOK2 = 10 mA
150
500
mV
UV2 Input Bias Current
10
100
nA
1 Not recommended to use the LDO in dropout when VIN < 5.5 V because of the dropout voltage. Connect IN to VREG when VIN < 5.5 V.
2 SYNC input frequency is 2× single-channel switching frequency. The SYNC frequency is divided by 2 and the separate phases were used to clock the controllers.
3 Guaranteed by design and not subject to production test.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com