전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TLE206XB 데이터시트(PDF) 57 Page - Texas Instruments

부품명 TLE206XB
상세설명  EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE uPOWER OPERATIONAL AMPLIFIERS
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TLE206XB 데이터시트(HTML) 57 Page - Texas Instruments

Back Button TLE206XB Datasheet HTML 53Page - Texas Instruments TLE206XB Datasheet HTML 54Page - Texas Instruments TLE206XB Datasheet HTML 55Page - Texas Instruments TLE206XB Datasheet HTML 56Page - Texas Instruments TLE206XB Datasheet HTML 57Page - Texas Instruments TLE206XB Datasheet HTML 58Page - Texas Instruments TLE206XB Datasheet HTML 59Page - Texas Instruments TLE206XB Datasheet HTML 60Page - Texas Instruments TLE206XB Datasheet HTML 61Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 78 page
background image
TLE206x, TLE206xA, TLE206xB
EXCALIBUR JFET INPUT HIGHOUTPUT DRIVE
µPOWER OPERATIONAL AMPLIFIERS
SLOS193B − FEBRUARY 1997 − REVISED MAY 2004
57
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
APPLICATION INFORMATION
input characteristics
The TLE206x, TLE206xA, and TLE206xB are specified with a minimum and a maximum input voltage that if
exceeded at either input could cause the device to malfunction. Because of the extremely high input impedance
and resulting low bias current requirements, the TLE206x, TLE206xA, and TLE206xB are well suited for
low-level signal processing. However, leakage currents on printed-circuit boards and sockets can easily exceed
bias current requirements and cause degradation in system performance. It is good practice to include guard
rings around inputs (see Figure 44). These guards should be driven from a low-impedance source at the same
voltage level as the common-mode input.
VI
R2
R1
VI
R4
+
−
VO
R3
VI
+
−
VO
VO
+
−
R3
R4
+ R2
R1
Where
Figure 44. Use of Guard Rings
TLE2061 input offset voltage nulling
The TLE2061 series offers external null pins that can be used to further reduce the input offset voltage. The
circuit of Figure 45 can be connected as shown if the feature is desired. When external nulling is not needed,
the null pins may be left unconnected.
+
−
VCC −
N2
N1
100 k
Ω
5 k
Ω
IN −
IN +
OUT
Figure 45. Input Offset Voltage Nulling



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com