| 전자부품 데이터시트 검색엔진 |
|
TDA7421N 데이터시트(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TDA7421N 데이터시트(HTML) 17 Page - STMicroelectronics |
|
17 / 38 page ![]() 17/38 TDA7421N 1.0 FM SECTION Featuring a single conversion configuration, it comprises a multi-stage IF limiter whose gain is I 2C controlled and a quadrature demodulator with detuning and adjacent channel detectors. Signal meter and stop station functions are also supported 2.0 AM SECTION AM signal is converted by means of UP-DOWN configuration (IF1 = 10.7MHz, IF2 = 450KHz) and MW/LW bands are covered. 3.0 PLL SECTION Three operating modes are available: They are user programmable with the mode PM registers. 3.1 Standby mode It stops all functions. This allows low current consumption without loss of information in all registers. The pin LP- OUT is forced to 0V in power on. All data registers are set to FE (11111110). The oscillator does not run in stand- by mode. 3.2 FM and AM Operation The FM or AM signal applies to a 32/33 prescaler, which is controlled by a 5 bit counter (A). The 5 bit register (PC0 to PC4) controls this divider. The output of the prescaler connects to a 11 bit divider (B). The 11 bit register (PC5 to PC15) controls the divider 'B'. 3.2.1 THREE STATE PHASE COMPARATOR The phase comparator generates a phase error signal according to phase difference between fSYN and fREF. This phase error signal drives the charge pump current generator. 3.2.2 CHARGE PUMP CURRENT GENERATOR This stage generates signed pulses of current. The phase error signal decides the duration and polarity of those pulses.The current absolute values are programmable by A0, A1, A2 registers for high current and B0, B1 reg- isters for low current. 3.2.3 LOW NOISE CMOS OP-AMP An internal voltage divider at pin VREF connects the positive input of the low noise Op-Amp.The charge pump output connects the negative input. This internal amplifier in cooperation with external components can provide an active filter. The negative input is switchable to three input pins (LPIN 1, LPIN 2 and LPIN 3), to increase the flexibility in application.This feature allows two separate active filters for different applications.A logical "1" in the LPIN 1/2 register activates pin LPIN 1, otherwise pin LPIN 2 is active. While the high current mode is activated LPIN 3 is switched on. PM0 PM1 Operating Mode 0 0 Standby 10 AM 0 1 not used 11 FM |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |