전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8280 데이터시트(PDF) 341 Page - Freescale Semiconductor, Inc

부품명 MPC8280
상세설명  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 341 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 337Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 338Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 339Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 340Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 341Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 342Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 343Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 344Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 345Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 341 / 1386 page
background image
PCI Bridge
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
9-33
9.11.1.6
Discard Timer Control Register (PTCR)
The discard timer control register (PTCR), shown in Figure 9-20, configures the discard timer used to put
a time limit on delayed read transactions from non-prefetchable memory.
Figure 9-20. Discard Timer Control register (PTCR)
Table 9-7 describes PTCR fields.
9.11.1.7
General Purpose Control Register (GPCR)
The general purpose control register (GPCR), shown in Figure 9-21, contains control bits for rerouting
interrupts and adjusting the DMA controller’s 60x bandwidth.
31
30
24
23
16
Field
EN
—
PTV
Reset
0000_0000_0000_0000
R/W
R/W
Addr
0x1087A
15
0
Field
PTV
Reset
0000_0000_0000_0000
R/W
R/W
Addr
0x10878
Table 9-7. PTCR Field Descriptions
Bits
Name
Description
31
Enable
Discard timer enable.
0 Disable the discard timer
1 Enable the discard timer
30–24
—
Reserved
23–0
Preload timer value
Preload value for 24-bit discard timer. Delayed PCI read transactions to a
non-prefetchable address space remain valid within the PCI bridge a minimum of
(224 - Preload Timer Value) internal clock cycles. The discard timer is used to
discard delayed reads from non-prefetchable address space if the master has not
repeated the transaction in
n internal clock cycles, where n = (224 - Preload Timer
Value). Valid Preload Timer Values are in the range 0x000000–0xFFFFFE.
Example: To discard a delayed completion if the PCI master has not repeated the
transaction in 215 PCI clocks and the internal frequency is 2 to 1 to the PCI bus. The
Preload Timer Value should equal 224 -216 (0xFF0000).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com