MPC8280 datasheet(588/1386 Pages) FREESCALE

588 / 1386 page

Serial Interface with Time-Slot Assigner

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

15-10

Freescale Semiconductor

Figure 15-6. One TDM Channel with Shadow RAM for Dynamic Route Change

This configuration should be chosen when only one TDM is needed, but dynamic rerouting may be needed

on that TDM. Similarly, for two TDM channels, the number of SIx RAM entries are reduced for every

TDM channel programmed for shadow mode.

15.4.3

Programming SI

x RAM Entries

The programming of each entry in the SIx RAM determines the routing of the serial bits (or bit groups)

and the assertion of strobe outputs. If MCC is set, the entry refers to the corresponding MCC; otherwise,

it refers to other serial controllers. Figure 15-7 shows the entry fields for both cases.

The use of MCC slots is restricted for slots with lengths up to a single byte. For channels, that require more

than a single byte, superchannel or slot splitting is mandatory.

When MCC = 0, the SIx RAM entry fields function as described in Table 15-1.

Field MCC = 0

SWTR

SSEL1

SSEL2 SSEL3 SSEL4

CSEL

CNT

BYT LST

MCC = 1 LOOP/ECHO

SUPER

MCSEL

CNT

BYT LST

R/W

Addr

See Chapter 3, “Memory Map.”

Figure 15-7. SI

x RAM Entry Fields

128 Entries

TXa

Route

Framing Signals

L1TCLKa

L1TSYNCa

x RAM Address:

128 Entries

RXa

Route

255

1279

1024

L1RCLKa

L1RSYNCa

1280

256

511

1535

(each entry is 16 Bits Wide)

MPC8280 데이터시트(PDF) 588 Page - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 588 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL