전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8280 데이터시트(PDF) 763 Page - Freescale Semiconductor, Inc

부품명 MPC8280
상세설명  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 763 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 759Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 760Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 761Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 762Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 763Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 764Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 765Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 766Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 767Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 763 / 1386 page
background image
SCC BISYNC Mode
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
23-9
Table 23-6 describes BDLE fields.
23.9
Sending and Receiving the Synchronization Sequence
The BISYNC channel can be programmed to send and receive a synchronization pattern defined in the
DSR. GSMR_H[SYNL] defines pattern length, as shown in Table 23-7. The receiver synchronizes on this
pattern. Unless SYNL is zero (external sync), the transmitter always sends the entire DSR contents, lsb
first, before each frame—the chosen 4- or 8-bit pattern can be repeated in the lower-order bits.
23.10 Handling Errors in the SCC BISYNC
The controller reports message transmit and receive errors using the channel BDs, error counters, and the
SCCE. Modem lines can be directly monitored via the parallel port pins. Table 23-8 describes transmit
errors.
Table 23-6. BDLE Field Descriptions
Bits
Name
Description
0
V
Valid. If V = 1 and the receiver is not in hunt mode when a SYNC character is received, this character
is discarded.
1
DIS
Disable DLE stripping
0 Normal mode.
1 DLE stripping disabled. When DIS is enabled in BDLE and on BSYNC the following cases occur:
DLE-DLE sequence. Both characters are written to the memory. The BCS is calculated only on
the second DLE.
DLE-SYNC sequence. Both characters are written to the memory, but neither are included in the
BCS calculation.
DLE-ETX, DLE-ITB, DLE-ETB sequence, both characters are written to memory. The BCS is
calculated only on the second character.
2–7
—
All zeros
8–15
DLE
DLE character
Table 23-7. Receiver SYNC Pattern Lengths of the DSR
GSMR_H[SYNL]
Setting
Bit Assignments
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
00
An external SYNC signal is used instead of the SYNC pattern in the DSR.
01
4-Bit
10
8-Bit
11
16-Bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com