MPC8280 datasheet(777/1386 Pages) FREESCALE

777 / 1386 page

SCC Transparent Mode

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

24-3

24.4

Achieving Synchronization in Transparent Mode

Once the SCC transmitter is enabled for transparent operation, the TxBD is prepared and the transmit FIFO

is preloaded by the SDMA channel, another process must occur before data can be sent. It is called transmit

synchronization. Similarly, once the SCC receiver is enabled for transparent operation in the GSMR and

the RxBD is made empty for the SCC, receive synchronization must occur before data can be received. An

in-line synchronization pattern or an external synchronization signal can provide bit-level control of the

synchronization process when sending or receiving.

24.4.1

Synchronization in NMSI Mode

This section describes synchronization in NMSI mode.

24.4.1.1

In-Line Synchronization Pattern

The transparent channel can be programmed to receive a synchronization pattern. This pattern is defined

in the data synchronization register, DSR; see Section 20.1.3, “Data Synchronization Register (DSR).”

Pattern length is specified in GSMR_H[SYNL], as shown in Table 24-1. See also Section 20.1.1, “The

General SCC Mode Registers (GSMR1–GSMR4).”

If a 4-bit SYNC is selected, reception begins as soon as these four bits are received, beginning with the

first bit following the 4-bit SYNC. The transmitter synchronizes on the receiver pattern if

GSMR_H[RSYN] = 1.

NOTE

The transparent controller does not automatically send the synchronization

pattern; therefore, the synchronization pattern must be included in the

transmit buffer.

24.4.1.2

External Synchronization Signals

If GSMR_H[SYNL] is 0b00, the transmitter uses CTS and the receiver uses CD to begin the sequence.

These signals share two options—pulsing and sampling.

GSMR_H[CDP] and GSMR_H[CTSP] determine whether CD or CTS need to be asserted only once to

begin reception/transmission or whether they must remain asserted for the duration of the transparent

Table 24-1. Receiver SYNC Pattern Lengths of the DSR

GSMR_H[SYNL]

Setting

Bit Assignments

An external SYNC signal is used instead of the SYNC pattern in the DSR.

4-bit

8-bit

16-bit

MPC8280 데이터시트(PDF) 777 Page - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 777 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL