전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8280 데이터시트(PDF) 790 Page - Freescale Semiconductor, Inc

부품명 MPC8280
상세설명  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 790 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 786Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 787Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 788Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 789Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 790Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 791Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 792Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 793Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 794Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 790 / 1386 page
background image
SCC Ethernet Mode
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
25-2
Freescale Semiconductor
Figure 25-2. Ethernet Block Diagram
The MPC8280 Ethernet controller requires an external serial interface adaptor (SIA) and transceiver
function to complete the interface to the media.
Although the MPC8280 contains DPLLs that allow Manchester encoding and decoding, these DPLLs
were not designed for Ethernet rates. Therefore, the MPC8280 Ethernet controller bypasses the on-chip
DPLLs and uses the external system interface adaptor on the EEST instead. The on-chip DPLL cannot be
used for low-speed (1-Mbps) Ethernet either because it cannot properly detect start-of-frame or
end-of-frame.
Note that the CPM of the MPC8280 requires a minimum system clock frequency of 24 MHz to support
Ethernet.
25.2
Features
The following list summarizes the main features of the SCC in Ethernet mode:
•
Performs MAC layer functions of Ethernet and IEEE 802.3
•
Performs framing functions
— Preamble generation and stripping
— Destination address checking
— CRC generation and checking
— Automatically pads short frames on transmit
— Framing error (dribbling bits) handling
•
Full collision support
— Enforces the collision (jamming)
— Truncated binary exponential backoff algorithm for random wait
Shifter
Rx
Receiver
Control
Unit
FIFO
Shifter
Tx
Transmitter
Control
Unit
FIFO
Slot Time
Clock
Generator
Internal Clocks
Control
Registers
TXD
RXD
Peripheral Bus
Data
Data
RCLK
TCLK
and Defer
Counter
RTS = TENA
CD = RENA
CTS = CLSN
CTS = CLSN
CD = RENA
REJECT
RSTRT
60x Bus



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com