전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8280 데이터시트(PDF) 824 Page - Freescale Semiconductor, Inc

부품명 MPC8280
상세설명  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 824 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 820Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 821Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 822Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 823Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 824Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 825Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 826Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 827Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 828Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 824 / 1386 page
background image
Universal Serial Bus Controller
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
27-8
Freescale Semiconductor
purposes. The USB transmitter contains four independent FIFOs, each containing 16 bytes. Endpoint 1 is
dedicated for host transactions; endpoints 2-4 are for function transactions in test mode. There is a
dedicated FIFO for each of the four supported endpoints; endpoint 1 FIFO is for host transactions. The
USB receiver has a single 16-byte FIFO.
Figure 27-4. USB Controller Block Diagram
27.5.1
USB Host Controller Transmit/Receive
The USB host controller initiates all USB transactions in the system. After the reset condition, the HOST
bit in USB mode register should be set (refer to Section 27.5.7.1, “USB Mode Register (USMOD)”) to
enable host operation. USEP1 should be programmed for host operation as described in Section 27.5.7.3,
“USB Endpoint Registers (USEP1–USEP4).”
Once enabled by setting the USMOD[EN] bit, the USB host controller waits for a packet in its transmit
FIFO. When the FIFO contains data for transmission, the host transaction begins. Figure 27-3 and
Table 27-2 describe the behavior of the USB host controller for each transaction. Low speed transactions
start with a preamble that is generated by the USB host controller state machine when the LSP bit in the
TxBD is set.
Mode register
Peripheral bus
U-bus
Command register
Port control
Transmitter
Receiver
DPLL/
Bus Interface
Rx FIFO
Tx data FIFO
mode register
mode register
Endpoint
registers
Address
register
Port configuration
External transceiver
16-byte
16-byte
USB host
state machine
USB function
state machine
Tx data FIFO
EP0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com