MPC8280 datasheet(888/1386 Pages) FREESCALE

888 / 1386 page

Serial Management Controllers (SMCs)

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

28-34

Freescale Semiconductor

Table 28-21 describes SMC C/I channel RxBD fields.

28.5.8

SMC GCI C/I Channel TxBD

The CP uses this BD, as seen in Figure 28-18, to report about the C/I channel transmit byte.

Table 28-22 describes SMC C/I channel TxBD fields.

28.5.9

SMC GCI Event Register (SMCE)/Mask Register (SMCM)

The SMCE generates interrupts and report events recognized by the SMC channel. When an event is

recognized, the SMC sets its corresponding SMCE bit. SMCE bits are cleared by writing ones; writing

zeros has no effect. SMCM has the same bit format as SMCE. Setting an SMCM bit enables, and clearing

an SMCM bit disables, the corresponding interrupt. Unmasked bits must be cleared before the CP clears

the internal interrupt request to the SIU interrupt controller. Figure 28-19 displays the SMCE/SMCM

registers.

Table 28-21. SMC C/I Channel RxBD Field Descriptions

Bits

Name

Description

Empty.

0 Cleared by the CP to indicate that the byte associated with this BD is available to the core.

1 The core sets E to indicate that the byte associated with this BD has been read.

Note that additional data received is discarded until E bit is set.

1–7

—

Reserved, should be cleared.

8–13

C/I

DATA

Command/indication data bits. For C/I channel 0, bits 10–13 contain the 4-bit data field and bits 8–9

are always written with zeros. For C/I channel 1, bits 8–13 contain the 6-bit data field.

14–15

—

Reserved, should be cleared.

0123

456

789

Offset + 0

—

C/I DATA

—

Figure 28-18. SMC C/I Channel TxBD

Table 28-22. SMC C/I Channel TxBD Field Descriptions

Bits

Name

Description

Ready.

0 Cleared by the CP after transmission to indicate that the BD is available to the core.

1 Set by the core when data associated with this BD is ready for transmission.

1–7

—

Reserved, should be cleared.

8–13

C/I

DATA

Command/indication data bits. For C/I channel 0, bits 10–13 hold the 4-bit data field (bits 8 and 9

are always written with zeros). For C/I channel 1, bits 8–13 contain the 6-bit data field.

14–15

—

Reserved, should be cleared.

MPC8280 데이터시트(PDF) 888 Page - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 888 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL