전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8280 데이터시트(PDF) 898 Page - Freescale Semiconductor, Inc

부품명 MPC8280
상세설명  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 898 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 894Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 895Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 896Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 897Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 898Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 899Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 900Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 901Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 902Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 898 / 1386 page
background image
Multi-Channel Controllers (MCCs)
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
29-8
Freescale Semiconductor
29.3.1.2
Interrupt Mask (INTMSK)—HDLC Mode
The interrupt mask (INTMSK) provides bits for enabling/disabling the reporting of each possible event
defined in the interrupt circular table entry. For descriptions of each event bit, refer to Section 29.8.1.1,
“Interrupt Circular Table Entry.”
To enable an interrupt, set the corresponding bit. If a bit is cleared, no interrupt request is generated and
no new entry is written in the circular interrupt table. The user must initialize INTMSK prior to operation.
Reserved bits should remain cleared.
29.3.1.3
Channel Mode Register (CHAMR)—HDLC Mode
The channel mode register (CHAMR) is a user-initialized register, shown in Figure 29-4. For a
descriptions of CHAMR in transparent and SS7 modes, refer to Section 29.3.2.3 and Section 29.3.4.1
respectively. For channels that are used in conjunction with CES functionality, the user should refer to
Section 29.3.3.2, “Channel Mode Register (CHAMR)—AAL1 CES,” for additional information.
CHAMR fields are described in Table 29-4.
6
DTB
Data bus indicator. Selects the bus that handles transfers to and from data buffers.
0 60x bus SDMA
1 Local bus SDMA
7
BDB
BD bus. Selects the bus that handles transfers to/from BD and interrupt circular tables.
0 60x bus SDMA used for accessing BDs
1 Local bus SDMA used for accessing BDs
0
56789
10
11
12
13
14
15
Interrupt Entry
—
UN
TXB
—
NID
IDL
MRF RXF BSY RXB
INTMSK
—
Mask Bits
—
Mask Bits
Figure 29-3. INTMSK Mask Bits
0
1
2
3
456789
10
11
12
13
15
Field MODE POL
1
IDLM
—
RD
—
CRC
—
TS
RQN
NOF
Reset
—
R/W
R/W
Offset
0x1A
Figure 29-4. Channel Mode Register (CHAMR)
Table 29-3. TSTATE High-Byte Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com