MPC8280 datasheet(1145/1386 Pages) FREESCALE

1145 / 1386 page

ATM AAL2

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

33-39

An interrupt entry for the VC is shown in Figure 33-24.

Table 33-15 describes the interrupt queue entry fields for the VC. All the receive error events are enabled

by setting RCT[EM].

Offset + 0x00

—

0000_0000

Error_Code

Offset + 0x02

Channel Code (CC)

Figure 33-24. AAL2 Interrupt Queue Entry CID = 0

Table 33-15. AAL2 Interrupt Queue Entry CID = 0 Field Descriptions

Offset

Bits

Name

Description

0x00

Valid interrupt entry

0 This interrupt queue entry is free and can be used by the CP.

1 This interrupt queue entry is valid. The host should read this interrupt and clear this

bit.

1—

—

Wrap bit. When set, this is the last interrupt circular table entry. During initialization,

the host must clear all W bits in the table except the last one, which must be set.

3–10

CID

CID number. Equals zero. This exception applies to the whole cell.

—

Reserved

12–15

Error_Code

A receive error was detected.

0000 Parity error of the OSF.

0001 The STF sequence number is incorrect.

0010 The number of octets expected to overlap into this cell does not match the OSF.

0011 OSF is greater than 47.

0100 A packet HEC error was detected.

0101 The length of the CPS packet exceeds the Max_SDU_Length.

0111 A packet HEC error was detected in a split header packet.

0x02

—

Channel code specifies the ATM channel number associated with this interrupt.

MPC8280 데이터시트(PDF) 1145 Page - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 1145 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL