전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

MPC8280 데이터시트(PDF) 1191 Page - Freescale Semiconductor, Inc

부품명 MPC8280
상세설명  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 1191 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 1187Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1188Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1189Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1190Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1191Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1192Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1193Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1194Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1195Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1191 / 1386 page
background image
Inverse Multiplexing for ATM (IMA)
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
34-45
The DCB memory area must be initialized to zero at link startup.
Figure 34-28. IMA Delay Compensation Buffer
34.4.7
IMA Exceptions
One of the four ATM interrupt queues must be dedicated to IMA events. This enables minimum latency
in dealing with the IMA state machines, and ensures that the unique format for IMA exceptions are not
confused with other exceptions. The IMA interrupt queue is defined in the IMACNTL[INTQ] parameter.
IMA events sent to this queue include only those described in this section. ICP receive events are treated
as normal receive events, and should therefore go to the interrupt queue allocated for receive events.
34.4.7.1
IMA Interrupt Queue Entry
The format for the IMA interrupt queue entries is shown in Figure 34-29
Table 34-23 describes the IMA interrupt queue entry bit fields.
0
1
23
56
78
9
10
11
12
13
14
15
OFFSET + 0
V
—
W
—
TQU TQO
—
DSL
LS
DCBO LDS GDS IFSD IFSW
OFFSET + 2 L/G
NUM
Figure 34-29. IMA Interrupt Queue Entry
IMA External Structure Region
DCB
IMAEXTBASE
DCBSP
bits 0-11
bits12-27
0000
bits 28-31
IMAEXTBASE
DCBEP
0000
IMAEXTBASE
M x 64-byte boundary
(DCBEP - DCBSP) x 16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com