MPC8280 datasheet(1224/1386 Pages) FREESCALE

1224 / 1386 page

ATM Transmission Convergence Layer

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

35-8

Freescale Semiconductor

35.4.1.2

Cell Delineation State Machine Registers 1–8 (CDSMR

The cell delineation state machine register (CDSMRx), as shown in Figure 35-6, holds the ALPHA and

DELTA parameters of the cell delineation state machine.

URE

Underrun interrupt (TCER[UR]) enable. Underrun interrupt may be set when Idle cell is

generated by the TC.

0 Underrun interrupt disabled.

1 Underrun interrupt enabled.

10–11

Loopback/echo modes

00 Normal operation.

01 Cell echo mode operation. Received cells are transmitted and do not go out to the UTOPIA

bus.

10 Data loopback mode operation. Transmit data stream is connected to the receive data

stream.

11 Not used.

Note that for echo mode operation, TCMODE[SM] should be cleared, independent of the FCC

multi-PHY mode configuration.

TBA

Tx Byte align

0 Tx data is transferred as soon as it is enabled.

1 Tx data is transferred byte aligned to the Txsyn signal.

IMA

IMA mode

0 Rx is not in IMA.

1 Rx is in IMA mode.

Single mode

0 TC is not the only PHY on UTOPIA

1 TC is the only PHY on UTOPIA

Cell counters mode

0 Reading a cell counter clears the counter.

1 Reading a cell counter does not change the counter’s value.

Field

ALPHA

DELTA

—

Reset

0000_0000_0000_0000

R/W

Figure 35-6. Cell Delineation State Machine Registers (CDSMR

Table 35-2. TCMODE

x Field Descriptions (continued)

Bits

Name

Description

MPC8280 데이터시트(PDF) 1224 Page - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 1224 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL