전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M41T94 데이터시트(PDF) 12 Page - STMicroelectronics

부품명 M41T94
상세설명  Serial real-time clock with 44 bytes NVRAM and reset
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M41T94 데이터시트(HTML) 12 Page - STMicroelectronics

Back Button M41T94 Datasheet HTML 8Page - STMicroelectronics M41T94 Datasheet HTML 9Page - STMicroelectronics M41T94 Datasheet HTML 10Page - STMicroelectronics M41T94 Datasheet HTML 11Page - STMicroelectronics M41T94 Datasheet HTML 12Page - STMicroelectronics M41T94 Datasheet HTML 13Page - STMicroelectronics M41T94 Datasheet HTML 14Page - STMicroelectronics M41T94 Datasheet HTML 15Page - STMicroelectronics M41T94 Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 41 page
background image
Operation
M41T94
12/41
3
Operation
The M41T94 clock operates as a slave device on the SPI serial bus. Each memory device is
accessed by a simple serial interface that is SPI bus compatible. The bus signals are SCL,
SDI and SDO (see Table 1 on page 8 and Figure 5 on page 9). The device is selected when
the Chip Enable input (E) is held low. All instructions, addresses and data are shifted serially
in and out of the chip. The most significant bit is presented first, with the data input (SDI)
sampled on the first rising edge of the clock (SCL) after the Chip Enable (E) goes low. The
64 bytes contained in the device can then be accessed sequentially in the following order:
●
1st byte: tenths/hundredths of a second register
●
2nd byte: seconds register
●
3rd byte: minutes register
●
4th byte: century/hours register
●
5th byte: day register
●
6th byte: date register
●
7th byte: month register
●
8th byte: year register
●
9th byte: control register
●
10th byte: watchdog register
●
11th - 16th bytes: Alarm registers
●
17th - 19th bytes: reserved
●
20th byte: square wave register
●
21st - 64th bytes: user RAM
The M41T94 clock continually monitors VCC for an out-of tolerance condition. Should VCC
fall below VPFD, the device terminates an access in progress and resets the device address
counter. Inputs to the device will not be recognized at this time to prevent erroneous data
from being written to the device from a an out-of-tolerance system. When VCC falls below
VSO, the device automatically switches over to the battery and powers down into an ultra low
current mode of operation to conserve battery life. As system power returns and VCC rises
above VSO, the battery is disconnected, and the power supply is switched to external VCC.
Write protection continues until VCC reaches VPFD (min) plus tREC (min). For more
information on Battery Storage Life refer to Application Note AN1012.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com