| 전자부품 데이터시트 검색엔진 |
|
ELANSC310 데이터시트(PDF) 43 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
ELANSC310 데이터시트(HTML) 43 Page - Advanced Micro Devices |
|
43 / 119 page ![]() Élan™SC310 Microcontroller Data Sheet 43 PREL IMINARY (ISA Cycle) + (DMA Cycle) + (Low Speed) 2 x CPU Clock High Speed PLL (I4) 18.432 MHz Programmable Low Speed (I0–I3) Divide Chain 18.432 9.216 4.608 2.304 1.152 I4 I3 I2 I1 I0 S2 Internal SYSCLK DMA Clock External SYSCLK 0 1 ÷ 2 ÷ 4 ÷ 2 2 x CPU/Local Bus Clock S[1:0] Figure 2. Clock Steering Block Diagram (Low-Speed PLL mode only) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |