전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MP8690 데이터시트(PDF) 12 Page - Monolithic Power Systems

부품명 MP8690
상세설명  Intelli-PhaseTM Solution with Integrated HS-/LS-FETs and Driver
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MPS [Monolithic Power Systems]
홈페이지  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MP8690 데이터시트(HTML) 12 Page - Monolithic Power Systems

Back Button MP8690 Datasheet HTML 6Page - Monolithic Power Systems MP8690 Datasheet HTML 7Page - Monolithic Power Systems MP8690 Datasheet HTML 8Page - Monolithic Power Systems MP8690 Datasheet HTML 9Page - Monolithic Power Systems MP8690 Datasheet HTML 10Page - Monolithic Power Systems MP8690 Datasheet HTML 11Page - Monolithic Power Systems MP8690 Datasheet HTML 12Page - Monolithic Power Systems MP8690 Datasheet HTML 13Page - Monolithic Power Systems MP8690 Datasheet HTML 14Page - Monolithic Power Systems  
Zoom Inzoom in Zoom Outzoom out
 12 / 14 page
background image
MP86905
– INTELLI-PHASE SOLUTION W/ INTEGRATED MOSFETS AND DRIVERS
MP86905 Rev. 1.1
www.MonolithicPower.com
12
8/31/2020
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2020 MPS. All Rights Reserved.
PCB Layout Guidelines
Efficient
PCB
layout
is
critical for
stable
operation. For best results, refer to Figure 3 and
follow the guidelines below.
1. Place the input MLCC capacitors as close
to VIN and PGND as possible.
2. Place the major MLCC capacitors on the
same layer as the MP86905.
3. Place
as
many
VIN and
PGND
vias
underneath the package as possible.
4. Place the vias between the VIN or PGND
long pads.
5. Place a VIN copper plane on the second
inner layer to form the PCB stack as VIN on
top, GND on the second layer, and VIN on
the
third
layer
to
reduce
parasitic
impedance from the input MLCC cap to the
MP86905.
6. Ensure that the copper plane on the inner
layer
at
least
covers
the
VIN
vias
underneath the package and input MLCC
capacitors.
7. Place more PGND vias close to the PGND
pin/pad
to
minimize
both
parasitic
resistance/impedance
and
thermal
resistance.
8. Place a BST
capacitor and
a VDRV
capacitor as close to the MP86905 pins as
possible. VDRV and BST capacitors size
0402 are recommended.
9. Use a trace width 20 mils or higher to route
the path.
10. Avoid the via for the BST driving path. It is
recommended to use a bootstrap capacitor
0.1µF to 1µF in a size 0402 package.
11. Place the VDD decoupling capacitor (size
0402) close to the device.
12. Connect AGND and PGND at the point of
the VDD capacitor's ground connection.
13. Keep the CS signal trace away from high
current paths like SW and PWM.
Figure 3: Example of PCB Layout (Placement & Top Layer PCB)
Input Capacitor: 1206 package (top side) and 0805 package (bottom side)
Inductor: 10x8 package
VDD/BST/VDRV capacitor: 0402 package
Via size: 20/10 mils
INDUCTOR
PGND
SW
20.6 mm
8mm
PWM
BST
VIN
SW
SW
VIN
PGND
16
17
3
4
13
14
15
22
23
20
21
18
1
19
2
12
11
6
5
8
7
10
9
RVDD
CVDD
CVDRV
CIN
VIN
CIN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com