전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST1S10 데이터시트(PDF) 14 Page - STMicroelectronics

부품명 ST1S10
상세설명  3 A, 900 kHz, monolithic synchronous step-down regulator
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST1S10 데이터시트(HTML) 14 Page - STMicroelectronics

Back Button ST1S10 Datasheet HTML 10Page - STMicroelectronics ST1S10 Datasheet HTML 11Page - STMicroelectronics ST1S10 Datasheet HTML 12Page - STMicroelectronics ST1S10 Datasheet HTML 13Page - STMicroelectronics ST1S10 Datasheet HTML 14Page - STMicroelectronics ST1S10 Datasheet HTML 15Page - STMicroelectronics ST1S10 Datasheet HTML 16Page - STMicroelectronics ST1S10 Datasheet HTML 17Page - STMicroelectronics ST1S10 Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 26 page
background image
Layout considerations
ST1S10
14/26
6
Layout considerations
Layout is an important step in design for all switching power supplies.
High-speed operation (900 kHz) of the ST1S10 device demands careful attention to PCB
layout. Care must be taken in board layout to get device performance, otherwise the
regulator could show poor line and load regulation, stability issues as well as EMI problems.
It is critical to provide a low inductance, impedance ground path. Therefore, use wide and
short traces for the main current paths.
The input capacitor must be placed as close as possible to the IC pins as well as the
inductor and output capacitor. Use a common ground node for power ground and a different
one for control ground (AGND) to minimize the effects of ground noise. Connect these
ground nodes together underneath the device and make sure that small signal components
returning to the AGND pin and do not share the high current path of CIN and COUT.
The feedback voltage sense line (VFB) should be connected right to the output capacitor and
routed away from noisy components and traces (e.g., SW line). Its trace should be
minimized and shielded by a guard-ring connected to the ground.
Figure 6.
PCB layout suggestion
V
FB guard-ring
Input capacitor C1 must be placed
as close as possible to the IC
pins as well as the inductor L1
and output capacitor C2
Vias from thermal pad
to bottom layer
47mm
CN1=Input power supply
CN2=Enable/Disable
CN3=Input sync.
CN4=V
OUT
V
FB guard-ring
Input capacitor C1 must be placed
as close as possible to the IC
pins as well as the inductor L1
and output capacitor C2
Vias from thermal pad
to bottom layer
47mm
CN1=Input power supply
CN2=Enable/Disable
CN3=Input sync.
CN4=V
OUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com