| 전자부품 데이터시트 검색엔진 |
|
74ALVC374 데이터시트(PDF) 9 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
74ALVC374 데이터시트(HTML) 9 Page - NXP Semiconductors |
|
9 / 17 page ![]() 74ALVC374_2 © NXP B.V. 2007. All rights reserved. Product data sheet Rev. 02 — 17 October 2007 9 of 17 NXP Semiconductors 74ALVC374 Octal D-type flip-flop; positive-edge trigger; 3-state 11. Waveforms Measurement points are given in Table 8. VOL and VOH are the typical output voltage levels that occur with the output load. Fig 7. Clock (CP) to output (Qn) propagation delays, the clock pulse width and the maximum frequency mna894 CP input Qn output tPHL tPLH tW 1/fmax VM VOH VI GND VOL VM Table 8. Measurement points Supply voltage Input Output VCC VM VM Vx Vy 1.65 V to 1.95 V 0.5VCC 0.5VCC VOL + 0.15 V VOH − 0.15 V 2.3 V to 2.7 V 0.5VCC 0.5VCC VOL + 0.15 V VOH − 0.15 V 2.7 V 2.7 V 1.5 V VOL + 0.3 V VOH − 0.3 V 3.0 V to 3.6 V 2.7 V 1.5 V VOL + 0.3 V VOH − 0.3 V Measurement points are given in Table 8. VOL and VOH are the typical output voltage drops that occur with the output load. Fig 8. Enable and disable times mna644 tPLZ tPHZ outputs disabled outputs enabled VY VX outputs enabled output LOW-to-OFF OFF-to-LOW output HIGH-to-OFF OFF-to-HIGH OE input VI VOL VOH VCC VM GND GND tPZL tPZH VM VM |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |