전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMPR4937 데이터시트(PDF) 165 Page - Toshiba Semiconductor

부품명 TMPR4937
상세설명  64-Bit TX System RISC TX49 Family
PDF  552 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4937 데이터시트(HTML) 165 Page - Toshiba Semiconductor

Back Button TMPR4937 Datasheet HTML 161Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 162Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 163Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 164Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 165Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 166Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 167Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 168Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 169Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 165 / 552 page
background image
Chapter 8 DMA Controller
8-9
8.3.5
Memory-Memory Copy Mode
It is possible to copy memory from any particular address to any other particular address when in the
Memory-Memory Copy mode.
Set the DMA Channel Control Register (DMCCRn) as follows.
•
DMCCRn.EXTRQ
= 0: Memory Transfer mode
•
DMCCRn.SNGAD
= 0: Dual Address mode
Furthermore, when in the Memory-Memory Copy mode it is possible to set the interval for requesting
ownership of each bus using the Internal Request Delay field (INTRQD) of the DMA Channel Control
Register (DMCCRn).
Refer to “8.3.8 Dual Address Transfer” for information regarding the setting of other registers.
8.3.6
Memory Fill Transfer Mode
When in the Memory Fill Transfer mode, double word data set in the DMA Memory Fill Data
Register (DMMFDR) is written to the data region specified by the DMA Source Address Register
(DMSARn). This data can be used for initializing the memory, etc.
Set the DMA Channel Control Register (DMCCRn) as follows.
•
DMCCRn.EXTRQ = 0: Memory transfer mode
•
DMCCRn.SNGAD
= 1: Single Address Transfer
•
DMCCRn.MEMIO = 0: Transfer from I/O to memory
In addition, when in the Memory Fill Transfer mode, it is possible to set the interval for requesting
ownership of each bus using the Internal Request Delay field (INTRQD) of the DMA Channel Control
Register (DMCCRn).
Refer to “8.3.7 Single Address Transfer” for information regarding the setting of other registers.
By using this function together with the memory Write function that writes to multiple SDRAM
Controller memory channels simultaneously (refer to Section 9.3.4), it is possible to initialize memory
even more efficiently.
8.3.7
Single Address Transfer
This section explains register settings during Single Address transfer (DMCCRn.SNGAD = 1). This
applies to the following DMA Transfer modes.
•
External I/O (Single Address) Transfer
•
Memory Fill Transfer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com